DOUDIU / Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-AlgorithmView external linksLinks
The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆59Jun 11, 2024Updated last year
Alternatives and similar repositories for Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm
Users that are interested in Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm are comparing it to the libraries listed below
Sorting:
- Constrast limited adaptive histogram equlization based on Verilog☆41Jul 21, 2023Updated 2 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆37Feb 26, 2022Updated 3 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆12Nov 10, 2024Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆62Dec 11, 2023Updated 2 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）☆85Mar 19, 2025Updated 10 months ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆38Dec 14, 2024Updated last year
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆18Feb 2, 2026Updated last week
- FPGA图像处理仿真平台☆29Apr 25, 2022Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Apr 8, 2024Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆41Jul 31, 2024Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Apr 11, 2022Updated 3 years ago
- 基于verilog实现了ISP图像处理IP☆316Nov 28, 2022Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Nov 27, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- fpga跑sobel识别算法☆44Mar 15, 2021Updated 4 years ago
- Master Thesis☆10Jan 28, 2023Updated 3 years ago
- MD5 core in verilog☆13May 1, 2012Updated 13 years ago
- Build a Kubernetes (K8s) cluster and configure the OAI 5G core network and UERANSIM GNB + UEs on it☆10Nov 10, 2025Updated 3 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- ☆13May 27, 2024Updated last year
- Public repository for the Colosseum Young Gladiators Workshop School of 2023☆11Jun 6, 2023Updated 2 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆13Mar 22, 2019Updated 6 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆10Feb 22, 2021Updated 4 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- Python Wireless Channel Simulator☆11Sep 19, 2024Updated last year
- ☆11Feb 7, 2023Updated 3 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- ☆12May 17, 2021Updated 4 years ago
- A set of algorithms and environments to train SafeRL agents, written in TensorFlow2 and OpenAI Gym.☆12Jul 26, 2022Updated 3 years ago
- Open5GS 5GC & UERANSIM UE / RAN Sample Configuration - Select UPF based on S-NSSAI☆13Apr 1, 2024Updated last year
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆13Apr 15, 2023Updated 2 years ago
- All You Need to Know About QDMA☆17Jun 30, 2023Updated 2 years ago
- A deep learning CNN model to predict diseases in plants using the famous AlexNet architecture☆12May 12, 2021Updated 4 years ago
- video stream scaler based on FPGA and verilog☆15Mar 28, 2024Updated last year
- Verilog Implementation of Otsu's algorithm☆12Jan 18, 2020Updated 6 years ago