The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆61Jun 11, 2024Updated last year
Alternatives and similar repositories for Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm
Users that are interested in Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Constrast limited adaptive histogram equlization based on Verilog☆40Jul 21, 2023Updated 2 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆37Feb 26, 2022Updated 4 years ago
- 本项目为2023年全国大学生嵌入式芯片与 系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆67Dec 11, 2023Updated 2 years ago
- 基于FPGA进行车牌识别☆118Oct 19, 2023Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆47Apr 22, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）☆88Mar 19, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 3 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆18Feb 2, 2026Updated 2 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Apr 8, 2024Updated 2 years ago
- 基于YOLOv8和光流算法的车牌识别和测速项目☆12Mar 11, 2025Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆39Sep 18, 2024Updated last year
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 2 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆56Jul 31, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- video stream scaler based on FPGA and verilog☆18Mar 28, 2024Updated 2 years ago
- Awesome Skills from Around the World☆102Updated this week
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 9 months ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆21Oct 28, 2024Updated last year
- 基于YOLOv3和brox光流的运动目标检测算法，对动态背景进行了运动补偿☆15Jul 17, 2019Updated 6 years ago
- ☆22Mar 25, 2023Updated 3 years ago
- fpga跑sobel识别算法☆47Mar 15, 2021Updated 5 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆40Nov 27, 2022Updated 3 years ago
- All You Need to Know About QDMA☆18Jun 30, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车 部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- FPGA实现动态图像识别☆23Jul 31, 2020Updated 5 years ago
- OpResume 在线简历生成器☆92Mar 31, 2026Updated last week
- ☆11Feb 7, 2023Updated 3 years ago
- Use OpenCV DNN module to load Tiny Yolov3 weights and cfg files for detection.☆12Jul 14, 2019Updated 6 years ago
- ☆13Jun 20, 2023Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆278Apr 1, 2024Updated 2 years ago
- ov5640_sdram_vga_FPGA☆10Mar 27, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 7 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆35Apr 11, 2022Updated 3 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆52Apr 23, 2020Updated 5 years ago
- H.264 decoder in python3☆12Aug 21, 2018Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last month
- A novel architectural design for stitching video streams in real-time on an FPGA.☆136Oct 25, 2021Updated 4 years ago