DOUDIU / Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm
The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆19Updated 3 months ago
Related projects: ⓘ
- 2023集创赛紫光同创杯一等奖项目☆56Updated 8 months ago
- 帧差法运动目标检测,基于ZYNQ7020☆44Updated 3 years ago
- FPGA实现简单的图像处理算法☆30Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆23Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆59Updated 3 years ago
- The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)☆25Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆263Updated last year
- image processing based FPGA☆94Updated 3 years ago
- FPGA project☆193Updated 2 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆20Updated last year
- ☆29Updated last year
- FPGA图像处理仿真平台☆21Updated 2 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆19Updated last year
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆108Updated 5 months ago
- ☆29Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆51Updated last year
- A novel architectural design for stitching video streams in real-time on an FPGA.☆101Updated 2 years ago
- FPGA实现动态图像识别☆12Updated 4 years ago
- ☆175Updated 5 months ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆24Updated 4 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆20Updated this week
- 基于FPGA进行车牌识别☆50Updated 11 months ago
- ☆112Updated this week
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆52Updated 5 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆126Updated 4 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆29Updated 5 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆58Updated 2 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆18Updated 4 years ago
- FPGA☆137Updated 2 months ago