DOUDIU / Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-AlgorithmLinks
The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boards, including those from Xilinx and Altera.
☆40Updated last year
Alternatives and similar repositories for Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm
Users that are interested in Hardware-Implementation-of-the-Dark-Channel-Prior-Haze-Removal-Algorithm are comparing it to the libraries listed below
Sorting:
- FPGA实现简单的图像处理算法☆47Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆119Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆183Updated 8 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆113Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆33Updated 2 years ago
- 代码在这个库里 Code is here☆52Updated 7 months ago
- Constrast limited adaptive histogram equlization based on Verilog☆33Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- fpga跑sobel识别算法☆36Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆69Updated 3 years ago
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆20Updated 5 months ago
- ☆242Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆40Updated last year