CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU
☆38Sep 15, 2022Updated 3 years ago
Alternatives and similar repositories for ctucanfd_ip_core
Users that are interested in ctucanfd_ip_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CAN FD IP Core in VHDL☆72Aug 17, 2026Updated 3 weeks ago
- CAN-bus Controller with AXI4-lite Interface☆17Mar 4, 2025Updated last year
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- python API for USBtin can interface☆24Oct 1, 2022Updated 3 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 9 months ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- example how to use declarative containers to deploy arbitrarty webservices on the same system☆11Apr 27, 2014Updated 12 years ago
- An open source Arduino uno clone made in KiCad☆10Aug 15, 2020Updated 6 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- ☆33Jul 15, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A python program to interact with the AVHzY CT-2 power meter https://store.avhzy.com/index.php?route=product/product&product_id=50☆11Apr 5, 2019Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- TwoCan is an OpenCPN PlugIn for integrating OpenCPN with NMEA2000® networks☆11Jun 23, 2025Updated last year
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆22Updated this week
- A standalone freecad parametric part editor designed to be run by other programs in order to manipulate a model's parameters and spit out…☆15Aug 16, 2014Updated 12 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆43Jul 10, 2026Updated last month
- ☆38Mar 10, 2021Updated 5 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆30Apr 18, 2026Updated 4 months ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Open Source SMT Pick and Place Hardware and Software☆12Dec 30, 2024Updated last year
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated 2 years ago
- Planning Algorithm for All-Wheel-Steering Platforms☆21Jan 19, 2026Updated 7 months ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 11 months ago
- ☆18Sep 16, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Qwt MathML Renderer ( see http://qwt.sourceforge.net )☆19Sep 18, 2018Updated 7 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- collection of esp32 libraries☆11Aug 9, 2018Updated 8 years ago
- ☆16Feb 12, 2026Updated 6 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆17Apr 25, 2024Updated 2 years ago
- Turning cheap(ish) Pluto-SDR receivers into passive radar sensors☆25May 28, 2024Updated 2 years ago