CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU
☆38Sep 15, 2022Updated 4 years ago
Alternatives and similar repositories for ctucanfd_ip_core
Users that are interested in ctucanfd_ip_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CAN FD IP Core in VHDL☆76Oct 22, 2026Updated last week
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- CAN-bus Controller with AXI4-lite Interface☆17Mar 4, 2025Updated last year
- Python library for USBlini, an USB to LIN interface☆11Jan 17, 2024Updated 2 years ago
- Open-source 3D full-wave EM simulator (FEM) with adaptive meshing for antennas, filters and waveguides, built on EMerge.☆53Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Design power tree and estimate consumptions☆24Jul 18, 2026Updated 3 months ago
- Website!☆11Aug 29, 2020Updated 6 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- An open hardware/free software low tech flying-probe tester based on available technology (3D printer mechanics/controller, raspberry pi,…☆18Oct 16, 2020Updated 6 years ago
- python API for USBtin can interface☆24Oct 1, 2022Updated 4 years ago
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 11 months ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL Native Synthesizable Library☆14Updated this week
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 10 years ago
- Orbtrace & supporting hardware circuit diagrams etc.☆30Oct 11, 2023Updated 3 years ago
- BLDC Servo controller based on B-G431B-ESC1 board☆16Mar 16, 2023Updated 3 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- TMR utilities for the SpyDrNet project☆16Nov 7, 2023Updated 2 years ago
- RISC-V by VectorBlox☆12Jul 19, 2017Updated 9 years ago
- ☆39Mar 10, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- ULX5M with GateMate with SDRAM☆66Updated this week
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Planning Algorithm for All-Wheel-Steering Platforms☆22Jan 19, 2026Updated 9 months ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- Prebuilt klayout + kplace executables for macOS on Apple Silicon — binary distribution only, no source☆12Updated this week
- Tiny Tapeout IHP 26a shuttle using the open source ihp-sg13g2 PDK☆12Apr 1, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆31Apr 18, 2026Updated 6 months ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- openstartracker-based Linux software running on the OreSat star tracker hardware.☆27Updated this week
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated 2 weeks ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆19Sep 21, 2025Updated last year
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- ☆16Feb 12, 2026Updated 8 months ago