CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU
☆37Sep 15, 2022Updated 3 years ago
Alternatives and similar repositories for ctucanfd_ip_core
Users that are interested in ctucanfd_ip_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- VHDL implementation of CCSDS123 compression standard☆10Mar 30, 2019Updated 7 years ago
- python API for USBtin can interface☆23Oct 1, 2022Updated 3 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- SocketCAN Linux driver for UAB "Rusoku Technologies" TouCAN USB to CAN bus converter☆10Sep 4, 2021Updated 4 years ago
- An open source Arduino uno clone made in KiCad☆10Aug 15, 2020Updated 5 years ago
- ☆33Jul 15, 2026Updated last week
- Very Simple Control Protocol (VSCP) Level 1 Framework☆11May 11, 2026Updated 2 months ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆40Jul 10, 2026Updated 2 weeks ago
- ☆38Mar 10, 2021Updated 5 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated last year
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆27Apr 18, 2026Updated 3 months ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- Open Source SMT Pick and Place Hardware and Software☆12Dec 30, 2024Updated last year
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated 11 months ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL.☆14Nov 5, 2016Updated 9 years ago
- Small example demonstrating overlay windows with accessibility service on Android.☆11Apr 22, 2021Updated 5 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- ☆18Sep 16, 2020Updated 5 years ago
- Qwt MathML Renderer ( see http://qwt.sourceforge.net )