Alternatives and similar repositories for ctucanfd_ip_core

Users that are interested in ctucanfd_ip_core are comparing it to the libraries listed below

• esynr3z / adc-eval
  📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC
  ☆21Updated 2 years ago
• fpga-soc / mil-std-1553b-soc
  development interface mil-std-1553b for system on chip
  ☆21Updated 7 years ago
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated 2 years ago
• analogdevicesinc / testbenches
  Testbenches for HDL projects
  ☆19Updated last week
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆43Updated 3 years ago
• Blebowski / CTU-CAN-FD
  This is a mirror repository for official CTU CAN FD repository:
  ☆28Updated 3 weeks ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆16Updated 4 months ago
• PCB-Arts / zynq-feather
  ☆48Updated 4 years ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆45Updated 5 years ago
• patocarr / axi-traffic-gen
  File editor for the Xilinx AXI Traffic Generator IP
  ☆16Updated 7 months ago
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆38Updated 6 months ago
• freecores / can
  CAN Protocol Controller
  ☆39Updated 11 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago
• olegv142 / STM32AllProgrammable
  STM32F407 + Spartan6 combo with high speed USB TMC interface
  ☆29Updated 5 years ago
• VideoGPU / MIPI_CSI2_TX
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆70Updated 2 years ago
• suoto / fpga_cores
  ☆32Updated 2 years ago
• bggardner / can-lite-vhdl
  A lightweight Controller Area Network (CAN) controller in VHDL
  ☆27Updated 8 months ago
• m-labs / tdc-core
  A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
  ☆61Updated 10 years ago
• lewiz-support / LMAC_CORE1
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆17Updated 2 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆50Updated 2 years ago
• briansune / USB-PD-3.1-Verilog
  USB-PD-3.1-Verilog
  ☆15Updated last year
• briansune / USB-PD-Verilog
  USB Type-C Power Delivery FPGA
  ☆24Updated 2 years ago
• VideoGPU / FMC_MIPI
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆18Updated 2 years ago
• coltonshane / SSD_Test
  SSD test project using Zynq Ultrascale+ bare metal NVMe.
  ☆21Updated 3 years ago
• freecores / usb_phy
  USB 1.1 PHY
  ☆11Updated 11 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆23Updated last year
• hdl-util / mipi-csi-2
  Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA
  ☆69Updated 5 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆69Updated 3 years ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆29Updated 6 months ago