Alternatives and similar repositories for ctucanfd_ip_core

Users that are interested in ctucanfd_ip_core are comparing it to the libraries listed below

• Blebowski / CTU-CAN-FD
  This is a mirror repository for official CTU CAN FD repository:
  ☆35Updated 3 weeks ago
• ultraembedded / core_usb_fs_phy
  USB Full Speed PHY
  ☆48Updated 5 years ago
• PCB-Arts / zynq-feather
  Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…
  ☆49Updated 4 years ago
• fpga-soc / mil-std-1553b-soc
  development interface mil-std-1553b for system on chip
  ☆24Updated 7 years ago
• hVHDL / hVHDL_example_project
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆30Updated last year
• VideoGPU / FMC_MIPI
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆20Updated 2 years ago
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆30Updated 6 years ago
• analogdevicesinc / testbenches
  Testbenches for HDL projects
  ☆22Updated this week
• ThalesGroup / TMR
  Triple Modular Redundancy
  ☆28Updated 6 years ago
• siorpaes / SimpleSoC
  Very simple Cortex-M1 SoC design based on ARM DesignStart
  ☆17Updated 4 years ago
• coltonshane / SSD_Test
  SSD test project using Zynq Ultrascale+ bare metal NVMe.
  ☆23Updated 4 years ago
• johnathan-convertino-afrl / open1553
  Projects for building MIL-STD-1553 communications devices
  ☆30Updated last year
• lnls-dig / general-cores
  general-cores
  ☆21Updated 6 months ago
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆67Updated last year
• freecores / can
  CAN Protocol Controller
  ☆40Updated 11 years ago
• patocarr / axi-traffic-gen
  File editor for the Xilinx AXI Traffic Generator IP
  ☆16Updated last year
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆72Updated 8 years ago
• VideoGPU / MIPI_CSI2_TX
  VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes
  ☆76Updated 2 years ago
• bggardner / can-lite-vhdl
  A lightweight Controller Area Network (CAN) controller in VHDL
  ☆30Updated last year
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆32Updated 5 years ago
• MasterPlayer / rmii-ethernet-mac
  RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…
  ☆12Updated 4 years ago
• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆17Updated 2 months ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆48Updated 4 years ago
• BerkeleyLab / XVC-FTDI-JTAG
  Xilinx virtual cable server for generic FTDI 4232H.
  ☆60Updated last year
• LukiLeu / FPGA_ADC
  An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
  ☆46Updated 4 years ago
• leonow32 / verilog-fpga
  Many peripherals in Verilog ready to use
  ☆41Updated last year
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Updated 4 years ago
• hdlguy / make_for_vivado
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆23Updated 2 years ago
• Tommydag / CAN-Bus-Controller
  An CAN bus Controller implemented in Verilog
  ☆50Updated 10 years ago
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆71Updated 3 years ago