Alternatives and similar repositories for usr-intr

Users that are interested in usr-intr are comparing it to the libraries listed below

• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆55Updated last year
• oscomp / proj8-RVM
  Writing a hypervisor in Rust
  ☆12Updated 2 months ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• Gallium70 / rv-n-ext-impl
  ☆13Updated 2 years ago
• IPADS-DuVisor / DuVisor
  ☆72Updated last year
• chyyuu / thoughts
  ☆42Updated last year
• yhtzd / skyloft
  Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)
  ☆36Updated 9 months ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 4 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• TwinVisor / twinvisor-prototype
  ☆22Updated 2 years ago
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated last year
• oscomp / proj47-tee-os
  面向可信执行环境的OS。
  ☆12Updated last month
• LearningOS / oscomp-kernel-training
  ☆48Updated 2 years ago
• rcore-os / RVM1.5
  A Type-1.5 hypervisor written in Rust.
  ☆65Updated last year
• KarmaD7 / rHyper
  ☆46Updated 2 years ago
• equation314 / nimbos
  An experimental RTOS written in Rust.
  ☆36Updated 2 years ago
• glarer / UserspaceBypass
  ☆57Updated last year
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆9Updated 2 months ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• xlab-uiuc / dmt
  Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]
  ☆14Updated last year
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated 8 months ago
• syswonder / hvisor
  a Rust Hypervisor for mission-critical system
  ☆102Updated this week
• 130B848 / ipads-tutorial07
  ☆10Updated 3 years ago
• SKTT1Ryze / xv6-k210
  Porting xv6-riscv on k210
  ☆19Updated 4 years ago
• tstamler / zIO
  Transparent zero-copy IO
  ☆20Updated last year
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆16Updated last month
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• rcore-os / RVM
  Rcore Virtual Machine
  ☆115Updated last year
• arceos-hypervisor / 2024-virtualization-campus
  2024春夏季训练营第三阶段-虚拟化方向
  ☆42Updated last year