Alternatives and similar repositories for lab-guide

Users that are interested in lab-guide are comparing it to the libraries listed below

• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated last year
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• JohndeVostok / APE
  A GPU FP32 computation method with Tensor Cores.
  ☆20Updated 2 years ago
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆31Updated 3 weeks ago
• TiledTensor / TiledKernel
  TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.
  ☆19Updated last year
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆12Updated 3 weeks ago
• jiegec / Projects
  A summary of my projects
  ☆49Updated 2 months ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆19Updated 7 months ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆14Updated 5 months ago
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• heterosys / mlir-vitis
  📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
  ☆13Updated 2 years ago
• monkey2000 / spv8-public
  SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.
  ☆29Updated 4 years ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆25Updated this week
• DeathWish5 / rCore_tutorial_tests
  rCore_tutorial_tests
  ☆11Updated 3 years ago
• wangyisong1996 / most
  Codes for MO's Trading
  ☆15Updated 3 years ago
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆20Updated 3 years ago
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆17Updated 3 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• CMU-SAFARI / GenStore
  GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…
  ☆13Updated 3 years ago
• getianao / ngAP
  ngAP's artifact for ASPLOS'24
  ☆23Updated 4 months ago
• microsoft / FractalTensor
  FractalTensor is a programming framework that introduces a novel approach to organizing data in deep neural networks (DNNs) as a list of …
  ☆26Updated 4 months ago
• Lin-Mao / DrGPUM
  A memory profiler for NVIDIA GPUs to explore memory inefficiencies in GPU-accelerated applications.
  ☆25Updated 7 months ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• ShawnZhong / MadFS
  Source code for the FAST '23 paper “MadFS: Per-File Virtualization for Userspace Persistent Memory Filesystems”
  ☆39Updated 2 years ago