Alternatives and similar repositories for lab-guide:

Users that are interested in lab-guide are comparing it to the libraries listed below

• jiegec / chisel-memory-lower
  Lower chisel memories to SRAM macros
  ☆12Updated last year
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆12Updated last month
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆14Updated 4 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• JohndeVostok / APE
  A GPU FP32 computation method with Tensor Cores.
  ☆20Updated 2 years ago
• TiledTensor / TiledKernel
  TiledKernel is a code generation library based on macro kernels and memory hierarchy graph data structure.
  ☆19Updated 11 months ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated last month
• Harry-Chen / TrivialKV
  A naive key-value database as the project of Storage Technology Foundations course
  ☆10Updated 5 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• monkey2000 / spv8-public
  SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.
  ☆29Updated 4 years ago
• thu-pacman / HyQuas
  A hybrid partitioner based quantum circuit simulation system on GPU
  ☆47Updated 2 years ago
• gty111 / PTX-EMU
  PTX-EMU is a simple emulator for CUDA program.
  ☆30Updated last year
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 2 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• jiegec / Projects
  A summary of my projects
  ☆49Updated last month
• DeathWish5 / rCore_tutorial_tests
  rCore_tutorial_tests
  ☆11Updated 3 years ago
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆22Updated 5 years ago
• Lin-Mao / DrGPUM
  A memory profiler for NVIDIA GPUs to explore memory inefficiencies in GPU-accelerated applications.
  ☆25Updated 6 months ago
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆19Updated 6 months ago
• takahiro-hirofuchi / mesmeric-emulator
  MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies
  ☆10Updated 4 years ago
• jiegec / kb
  My knowledge base
  ☆52Updated this week
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated 2 years ago
• jiegec / clone-learn-tsinghua
  A utility to clone all files from learn.tsinghua.edu.cn
  ☆23Updated 3 weeks ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago