thu-pacman / lab-guide

Related projects: ⓘ

• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated last year
• CircuitCoder / mill
  RV32I by cats
  ☆17Updated last year
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆15Updated last year
• TrivialCompiler / Talk
  Tex source for talk slide.
  ☆10Updated 3 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 4 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆15Updated last year
• JohndeVostok / APE
  A GPU FP32 computation method with Tensor Cores.
  ☆18Updated last year
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 3 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• jiegec / Projects
  A summarize of my projects.
  ☆44Updated 3 months ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆20Updated last year
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆16Updated 4 years ago
• DeathWish5 / rCore_tutorial_tests
  rCore_tutorial_tests
  ☆10Updated 3 years ago
• Yongqi-Zhuo / triton-tvm
  Triton to TVM transpiler.
  ☆15Updated last week
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆15Updated 4 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 3 years ago
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆19Updated 4 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆15Updated this week
• wangyisong1996 / most
  Codes for MO's Trading
  ☆15Updated 2 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 4 years ago
• Harry-Chen / TrivialKV
  A naive key-value database as the project of Storage Technology Foundations course
  ☆10Updated 5 years ago
• Centaurus99 / fpga-router
  ☆11Updated this week
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• jiegec / clone-learn-tsinghua
  A utility to clone all files from learn.tsinghua.edu.cn
  ☆23Updated 2 weeks ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆45Updated last year
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• xalanq / PiLibrary
  在线图书借阅系统 - 2017 THU OOP课大作业
  ☆13Updated 6 years ago
• ZenithalHourlyRate / naming
  ☆11Updated 4 months ago