thu-pacman / lab-guide
Everything about PACMAN!
☆11Updated last week
Related projects ⓘ
Alternatives and complementary repositories for lab-guide
- RV32I by cats☆17Updated last year
- Lower chisel memories to SRAM macros☆10Updated 8 months ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Updated 5 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Updated 5 years ago
- Tex source for talk slide.☆10Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- Relaxed Rust (for cats)☆16Updated 5 years ago
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆19Updated 4 years ago
- A naive verilog/systemverilog formatter☆20Updated 2 years ago
- My DAC '21 work open-sourced.☆14Updated 3 years ago
- A router IP written in Verilog.☆13Updated 4 years ago
- A GPU FP32 computation method with Tensor Cores.☆18Updated 2 years ago
- A summarize of my projects.☆46Updated 5 months ago
- Warning: 🕳 ahead!☆16Updated 4 years ago
- THU Bell on macOS☆28Updated 4 years ago
- rCore_tutorial_tests☆10Updated 3 years ago
- 在线图书借阅系统 - 2017 THU OOP课大作业☆13Updated 6 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆16Updated last year
- 网络学堂 PC 端 App☆21Updated last year
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Updated 4 years ago
- A naive key-value database as the project of Storage Technology Foundations course☆10Updated 5 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Toy ELF dynlinker & interp☆10Updated 5 months ago
- A Rust style C++ library.☆19Updated 2 years ago
- A hybrid partitioner based quantum circuit simulation system on GPU☆47Updated 2 years ago
- ☆11Updated 6 months ago
- Compiling finite generators to digital logic. WIP☆14Updated 4 years ago
- Triton to TVM transpiler.☆16Updated last month
- Project template for Artix-7 based Thinpad board☆45Updated last year