Alternatives and similar repositories for vscode-riscv-venus:

Users that are interested in vscode-riscv-venus are comparing it to the libraries listed below

• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆177Updated this week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆224Updated 4 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆262Updated last week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆479Updated last month
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆247Updated 4 months ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆87Updated 4 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆206Updated 2 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆551Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆144Updated 5 months ago
• riscv-software-src / riscof
  ☆76Updated this week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆225Updated 4 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆197Updated 2 years ago
• SpinalHDL / NaxRiscv
  ☆279Updated 3 weeks ago
• riscv-ovpsim / imperas-riscv-tests
  ☆170Updated last year
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆138Updated last year
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆172Updated last year
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated last month
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆110Updated 6 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆65Updated 2 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆180Updated 3 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆209Updated last year
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆102Updated 9 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆327Updated last week
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆53Updated 9 months ago
• embench / embench-iot
  The main Embench repository
  ☆271Updated 7 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆274Updated last year