Alternatives and similar repositories for vscode-riscv-venus

Users that are interested in vscode-riscv-venus are comparing it to the libraries listed below

• riscv / riscv-plic-spec
  PLIC Specification
  ☆150Updated 3 months ago
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆161Updated 3 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆283Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆222Updated last month
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆225Updated 4 years ago
• tilk / digitaljs_online
  Online demonstration for DigitalJS
  ☆141Updated last year
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆95Updated 5 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆287Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆152Updated last year
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆380Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆281Updated last year
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆76Updated last month
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated 4 months ago
• SpinalHDL / NaxRiscv
  ☆301Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆198Updated 2 months ago
• riscv-software-src / riscof
  ☆98Updated 3 months ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆133Updated 7 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆105Updated last month
• embench / embench-iot
  The main Embench repository
  ☆298Updated last year
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆190Updated this week
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆197Updated 3 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆502Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆370Updated last month
• riscv-ovpsim / imperas-riscv-tests
  ☆190Updated 2 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆160Updated 9 months ago
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆170Updated this week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆249Updated last year
• stnolting / riscv-gcc-prebuilt
  📦 Prebuilt RISC-V GCC toolchains for x64 Linux.
  ☆107Updated 9 months ago