VS Code extension with the Venus RISC-V simulator
☆94Aug 30, 2024Updated 2 years ago
Alternatives and similar repositories for vscode-riscv-venus
Users that are interested in vscode-riscv-venus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V instruction set simulator built for education☆42Feb 11, 2023Updated 3 years ago
- klibc Verification with Frama-C and WP☆11May 5, 2014Updated 12 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Floating-point SMTLIB benchmarks☆10Jul 17, 2026Updated 3 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 6 months ago
- C source MCDC instrumentation and coverage report generation tool☆12Dec 18, 2023Updated 2 years ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆24May 16, 2025Updated last year
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆39Nov 17, 2022Updated 3 years ago
- ☆39Apr 4, 2015Updated 11 years ago
- BluePill+ GD32 Series, GD32F103CBT6☆11Jun 19, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Disassembly of the Apple II Desktop☆10Jan 29, 2018Updated 8 years ago
- If you L O V E Kali Linux as well as me, this repo is for you!☆13May 17, 2021Updated 5 years ago
- Драйвер OLED дисплеев на чипах SSD1306 или SH1106 для STM32 на HAL с русскими и английскими шрифтами☆13May 18, 2019Updated 7 years ago
- An open-source resistive random access memory (RRAM) compiler based on OpenRAM.☆11Nov 21, 2020Updated 5 years ago
- A graphical processor simulator and assembly editor for the RISC-V ISA☆3,470Updated this week
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A fictional personal computer from the 80s☆12Feb 23, 2021Updated 5 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆105Jul 30, 2022Updated 4 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- Fingers enrolled using the R305 module and stored in a database along with the person's name. Next just by typing the persons name, his/h…☆13Jul 8, 2018Updated 8 years ago
- C driver for the HZ Grow R502 capacitive fingerprint sensor☆11May 20, 2022Updated 4 years ago
- ☆22Jul 1, 2024Updated 2 years ago
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- ☆24Sep 26, 2025Updated last year
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆34Dec 9, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SMT solver for the theory of floating-point arithmetic☆27Jan 30, 2018Updated 8 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- C test for widora☆17Feb 28, 2022Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Updated this week
- An implementation of "Tic Tac Toe" in Verilog. FPGA versus user, FPGA knows how to win!☆10Jan 14, 2026Updated 9 months ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- RISC-V Assembly Programmer's Manual☆1,658Oct 19, 2026Updated 2 weeks ago