VS Code extension with the Venus RISC-V simulator
☆94Aug 30, 2024Updated 2 years ago
Alternatives and similar repositories for vscode-riscv-venus
Users that are interested in vscode-riscv-venus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V instruction set simulator built for education☆237Apr 2, 2022Updated 4 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Manage GitLab for Labs from the Command Line☆11Oct 6, 2026Updated last week
- YAFRA is a semi-automated framework for analyzing and representing reports about IT Security incidents.☆27Dec 14, 2021Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generates CMSIS-SVD xml files from DTS info and Register templates☆12Apr 4, 2025Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- ☆15Feb 2, 2026Updated 8 months ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Vorlesung Cloud Computing☆20Jul 9, 2026Updated 3 months ago
- 正点原子开拓者&新起点FPGA开发板例程☆16Nov 29, 2019Updated 6 years ago
- A driver for the XPT2046 touchScreen driver for STM32.☆13Dec 4, 2021Updated 4 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- A minimal BASH framework☆15Feb 12, 2024Updated 2 years ago
- Code for the "fake BIOS" RISC-V example☆46Oct 11, 2023Updated 3 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 11 months ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- USB1.1 Host Controller + PHY☆18Aug 4, 2021Updated 5 years ago
- Old school demo effects with HAGL and SDL2☆18Mar 28, 2026Updated 6 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆28Jun 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- async bing client for bing.com☆10Dec 16, 2023Updated 2 years ago
- My AI study☆27Aug 23, 2026Updated last month
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago
- A CHIP-8 emulator implemented in Go which runs in the browser using WebAssembly☆14Mar 21, 2020Updated 6 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- Higher Subleq is a simplified typeless C language.☆12Oct 21, 2015Updated 10 years ago
- A guide to silicon reverse engineering by optical microscophy☆15Dec 27, 2024Updated last year
- My solution to the problem set on HDLBits.☆28Aug 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is the official repository for the STEMFIE App. STEMFIE is a construction set toy made with FreeCAD, similar to LEGO Technic.☆14Jan 30, 2025Updated last year
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- ☆12May 14, 2019Updated 7 years ago
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control☆25Sep 13, 2026Updated last month
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆19Sep 3, 2024Updated 2 years ago
- Yet another implementation of PEiD with yara☆17Jan 6, 2017Updated 9 years ago
- VS Code extension that allows you to comment out your ERB files☆12Apr 15, 2023Updated 3 years ago