Alternatives and similar repositories for vscode-riscv-venus

Users that are interested in vscode-riscv-venus are comparing it to the libraries listed below

• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆66Updated last month
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆90Updated 4 years ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆53Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆257Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆183Updated this week
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆66Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆490Updated 3 weeks ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆238Updated 7 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆214Updated 2 weeks ago
• riscv-software-src / riscof
  ☆80Updated 2 months ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆118Updated 6 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆195Updated 10 months ago
• riscv-non-isa / riscv-arch-test
  ☆564Updated 3 weeks ago
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆147Updated last year
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆146Updated 7 months ago
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆223Updated 4 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆102Updated 2 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆203Updated 3 years ago
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆205Updated 3 months ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆98Updated 3 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated 2 weeks ago
• embench / embench-iot
  The main Embench repository
  ☆282Updated 9 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆189Updated 3 years ago
• riscv-ovpsim / imperas-riscv-tests
  ☆175Updated last year
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆159Updated last week
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆105Updated 3 weeks ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆78Updated last week