hipersys-team / lightning
[SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference
☆45Updated last year
Alternatives and similar repositories for lightning
Users that are interested in lightning are comparing it to the libraries listed below
Sorting:
- [Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆16Updated 7 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆51Updated 10 months ago
- CATCH 1.0, Initial full release of CATCH cost model.☆14Updated 2 months ago
- ☆11Updated 2 months ago
- VNx: Vitis Network Examples☆149Updated 9 months ago
- ☆19Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆24Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- AMD Xilinx University Program Vivado tutorial☆40Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆49Updated last week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆35Updated 3 weeks ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- ☆20Updated 2 years ago
- ☆24Updated 3 years ago
- [HPCA24] Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator☆28Updated 3 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 9 months ago
- ☆93Updated 11 months ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆24Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆27Updated 3 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆22Updated 2 months ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆43Updated last week
- ☆57Updated last year
- Python library for SerDes modelling☆69Updated 10 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- ☆59Updated 2 weeks ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 3 months ago