open-photonics / lightning-lts
[Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference
☆16Updated 5 months ago
Alternatives and similar repositories for lightning-lts:
Users that are interested in lightning-lts are comparing it to the libraries listed below
- ☆25Updated 3 years ago
- ☆13Updated last year
- [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆44Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆31Updated this week
- ☆51Updated 7 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆13Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆40Updated 3 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆125Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- corundum work on vu13p☆18Updated last year
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- ☆25Updated 3 years ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An HBM FPGA based SpMV Accelerator☆13Updated 5 months ago
- ☆16Updated 2 years ago
- Gem5 with PCI Express integrated.☆16Updated 6 years ago
- Heterogenous ML accelerator☆17Updated 4 months ago
- ☆63Updated 4 years ago
- ☆30Updated 9 years ago
- ☆23Updated 4 years ago