open-photonics / lightning-lts
[Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference
☆14Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for lightning-lts
- ☆24Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆20Updated last year
- ☆11Updated 3 months ago
- agile hardware-software co-design☆46Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs☆120Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆44Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆60Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆31Updated 3 years ago
- ☆12Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆28Updated 3 months ago
- ☆16Updated 2 years ago
- ☆15Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- [NSDI 2023] TopoOpt: Optimizing the Network Topology for Distributed DNN Training☆26Updated 2 months ago
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 8 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- A graph linear algebra overlay☆49Updated last year
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 7 months ago
- ☆18Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- ☆22Updated 2 months ago