open-photonics / lightning-lts
[Long Term Support] [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference
☆16Updated 6 months ago
Alternatives and similar repositories for lightning-lts:
Users that are interested in lightning-lts are comparing it to the libraries listed below
- [SIGCOMM 2023] Lightning: A Reconfigurable Photonic-Electronic SmartNIC for Fast and Energy-Efficient Inference☆44Updated last year
- ☆25Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆29Updated 3 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated last week
- ☆14Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- ☆51Updated 8 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 9 months ago
- ☆45Updated 2 years ago
- ☆12Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- corundum work on vu13p☆18Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- LIBRA: Enabling Workload-aware Multi-dimensional Network Topology Optimization for Distributed Training of Large AI Models☆7Updated 10 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- ☆29Updated 6 months ago
- CATCH 1.0, Initial full release of CATCH cost model.☆12Updated last month
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆66Updated 4 years ago
- Processing in Memory Emulation☆19Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆16Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated this week
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago