gupta409 / Floorplanner
Implementation of a Simulated Annealing based Floorplanner Tool for Chip Design Automation
☆8Updated 5 years ago
Alternatives and similar repositories for Floorplanner
Users that are interested in Floorplanner are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆120Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆40Updated this week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆135Updated 2 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆11Updated 11 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆142Updated 3 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- ☆10Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- ☆24Updated last year
- RePlAce global placement tool☆231Updated 4 years ago
- ☆17Updated 8 months ago
- discrete gate sizing☆14Updated 4 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- Machine Generated Analog IC Layout☆232Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆67Updated last week
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆80Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- ☆43Updated last year