gupta409 / Floorplanner
Implementation of a Simulated Annealing based Floorplanner Tool for Chip Design Automation
☆8Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Floorplanner
- VLSI EDA Global Router☆68Updated 6 years ago
- RePlAce global placement tool☆215Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated 2 weeks ago
- EPFL logic synthesis benchmarks☆166Updated 2 months ago
- Machine Generated Analog IC Layout☆213Updated 6 months ago
- discrete gate sizing☆13Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- Artificial Netlist Generator☆33Updated 8 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆51Updated 2 years ago
- DATC RDF☆48Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆26Updated 5 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆17Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- ☆72Updated last month
- ☆56Updated last year
- ☆20Updated last month
- Simple Python interface for ABC☆23Updated last year
- ☆143Updated last year