gupta409 / Floorplanner
Implementation of a Simulated Annealing based Floorplanner Tool for Chip Design Automation
☆8Updated 5 years ago
Alternatives and similar repositories for Floorplanner:
Users that are interested in Floorplanner are comparing it to the libraries listed below
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆154Updated 3 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated 2 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- RePlAce global placement tool☆227Updated 4 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 8 months ago
- ☆44Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Machine Generated Analog IC Layout☆230Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆10Updated 8 months ago
- IDEA project source files☆104Updated 4 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆86Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- ☆27Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆124Updated 5 months ago
- EPFL logic synthesis benchmarks☆181Updated 7 months ago
- Database and Tool Framework for EDA☆112Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- DATC RDF☆49Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆52Updated 4 months ago