Alternatives and similar repositories for clustersim

Users that are interested in clustersim are comparing it to the libraries listed below

• clusterfarmem / cfm
  Cluster Far Mem, framework to execute single job and multi job experiments using fastswap
  ☆21Updated last year
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• project-kona / asplos21-ae
  ☆31Updated 4 years ago
• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆48Updated 3 years ago
• ysarch-lab / nimble_page_management_userspace
  ☆13Updated 6 years ago
• BLepers / JohnnyCache
  Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)
  ☆19Updated 2 years ago
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆16Updated 4 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆51Updated last year
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• GTkernel / coeus-sim
  ☆11Updated 3 years ago
• SymbioticLab / Leap
  Prefetching and efficient data path for memory disaggregation
  ☆69Updated 5 years ago
• clusterfarmem / fastswap
  Fastswap, a fast swap system for far memory through RDMA
  ☆83Updated last year
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆52Updated 3 months ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆174Updated this week
• csl-iisc / Trident-MICRO21-artifact
  ☆10Updated 2 years ago
• csl-iisc / GPM-ASPLOS22
  ☆36Updated last year
• zainryan / INSIDER-System
  An FPGA-based full-stack in-storage computing system.
  ☆38Updated 4 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆45Updated 3 years ago
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆57Updated 7 months ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆50Updated last year
• madsys-dev / smart
  Scaling Up Memory Disaggregated Applications with SMART
  ☆31Updated last year
• spypaul / MQSim_CXL
  ☆74Updated 2 years ago
• git-disl / FastSwap
  Dynamic and Transparent Memory Sharing for Accelerating Big Data Analytics Workloads in Virtualized Cloud
  ☆16Updated 8 years ago
• uclasystem / hermit
  Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
  ☆34Updated last year
• utnslab / Medes
  Deduplication over dis-aggregated memory for Serverless Computing
  ☆14Updated 3 years ago
• RC4ML / RPCNIC
  RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]
  ☆12Updated 10 months ago
• redn-io / RedN
  Arbitrary offloads for RDMA NICs
  ☆98Updated 3 years ago
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆211Updated last year
• ut-datasys / tigon
  Tigon: A Distributed Database for a CXL Pod [OSDI '25]
  ☆36Updated 4 months ago
• BorisPis / nicmem-asplos22-artifact
  ☆18Updated last year