CDC example code for CSDN blog
☆14Oct 18, 2021Updated 5 years ago
Alternatives and similar repositories for CDC_example
Users that are interested in CDC_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- ☆15Jul 16, 2026Updated 3 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 15 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Memory Controller IP Core☆10Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- QSPI for SoC☆24Nov 8, 2019Updated 6 years ago
- documentation for ventus gpgpu☆23Aug 11, 2026Updated 2 months ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 9 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Professor: C.H. Yang☆11Oct 6, 2026Updated last week
- EECS 151/251A FPGA Project Skeleton for Spring 2020☆12May 6, 2020Updated 6 years ago
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 3 months ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆12Feb 22, 2021Updated 5 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- Python Tool for UVM Testbench Generation☆57May 19, 2024Updated 2 years ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- ☆13Feb 13, 2022Updated 4 years ago
- ☆25Feb 10, 2024Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- ☆22Apr 2, 2023Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆172Feb 24, 2025Updated last year
- ☆44Jul 28, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- ☆255Jun 25, 2025Updated last year
- ☆26Jun 17, 2014Updated 12 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago