Optimized RISC-V FP emulation for 32-bit processors
☆36May 26, 2021Updated 5 years ago
Alternatives and similar repositories for RVfplib
Users that are interested in RVfplib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A user-level tool for extracting SSD internal properties☆19Apr 8, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 4 months ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆13Apr 17, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 4 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆14May 3, 2026Updated 3 months ago
- Make UEFI (BIOS) Setup IFR dumps easy to read, browse and use with UEFI Variable Tool☆16Nov 20, 2023Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆35Feb 20, 2024Updated 2 years ago
- ☆16Mar 18, 2025Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 7 years ago
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- Soft USB for LiteX☆51Oct 6, 2025Updated 10 months ago
- QuardStar Tutorial is all you need !☆20Sep 11, 2024Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 5 months ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- An example of an eBPF program hooking into the kill tracepoint☆23Jul 13, 2026Updated last month
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆17Jan 11, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated last month
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- PDF files of my articles on NSA BIOS backdoor☆25Nov 29, 2017Updated 8 years ago
- ☆22Nov 3, 2025Updated 9 months ago
- ☆12Sep 11, 2020Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆40Mar 30, 2021Updated 5 years ago
- Navigation software framework/core application structure in ANSI C☆12Nov 5, 2025Updated 9 months ago
- Practical fuzzing tutorials and training☆32Jul 15, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆14Nov 2, 2018Updated 7 years ago
- The MiniDecaf test cases.☆18May 15, 2025Updated last year
- ☆13Oct 15, 2021Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- Common scripts to build BiscuitOS☆19Nov 10, 2024Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year