pcie-bench code for NetFPGA/VCU709 cards
☆45Jul 27, 2018Updated 7 years ago
Alternatives and similar repositories for pciebench-netfpga
Users that are interested in pciebench-netfpga are comparing it to the libraries listed below
Sorting:
- Builds and parses PCIe Transport Layer Packets (TLPs)☆44Jul 21, 2022Updated 3 years ago
- ☆72Feb 11, 2025Updated last year
- An FPGA-based full-stack in-storage computing system.☆38Nov 6, 2020Updated 5 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆12Sep 15, 2022Updated 3 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 9 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- A platform for emulating Virtio devices with FPGAs☆26Mar 31, 2021Updated 4 years ago
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆12Apr 29, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Shielded Enclaves for Cloud FPGAs☆15Nov 24, 2021Updated 4 years ago
- Persistent Collectives X- A collective communication library for high performance, low cost persistent collectives over RDMA devices.☆14Jan 29, 2019Updated 7 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- ☆60Oct 29, 2020Updated 5 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 10 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- Random test code☆20Jun 26, 2025Updated 8 months ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41May 20, 2019Updated 6 years ago
- ☆20Jan 31, 2026Updated last month
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆26Updated this week
- numad for debian/ubuntu☆17Apr 28, 2016Updated 9 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21May 27, 2020Updated 5 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆19May 26, 2021Updated 4 years ago
- Infrared Small Target Detection using TopHat Transformation.☆20Nov 14, 2018Updated 7 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- ☆55Jun 22, 2022Updated 3 years ago
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 11 months ago
- Near-storage compute aware file system and FPGA operator pipelines.☆29Mar 3, 2022Updated 4 years ago
- https://rs3lab.github.io/SynCord/☆26Nov 23, 2022Updated 3 years ago
- ☆22Mar 11, 2021Updated 4 years ago