A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive)
☆61Jul 29, 2015Updated 11 years ago
Alternatives and similar repositories for mips32r1_xum
Users that are interested in mips32r1_xum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 10 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆77Nov 4, 2024Updated last year
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆48Aug 11, 2014Updated 12 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Jun 28, 2024Updated 2 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- An esp32-s2 based development board in a tiny form factor 🚀☆21Sep 11, 2021Updated 4 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago
- Memory Simulator and Optimizer☆22Oct 23, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…☆21Jun 5, 2014Updated 12 years ago
- Integrated Oberon -- with an overview of the project and a link to the documentation and the wiki☆30Sep 22, 2021Updated 4 years ago
- MSP430G2xx3 flashing tool supporting Linux, Windows, and Mac OS.☆22Mar 29, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- MIPS CPU implemented in Verilog☆657Oct 3, 2017Updated 8 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 14 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR☆35Mar 10, 2024Updated 2 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- CAD workshop focusing on SOLIDWORKS☆17Aug 2, 2021Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago
- ☆14Jun 22, 2019Updated 7 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Jul 10, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A line follower simulation created in CoppeliaSim, with a C++ interface for CoppeliaSim's Remote API☆23Jul 3, 2022Updated 4 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago
- Building an understanding of the Pi RP2040 by iterative programming and head-scratching.☆16May 27, 2022Updated 4 years ago
- Oberon Portable Compiler and Linker☆14Oct 1, 2011Updated 14 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- Digital circuit simulator, written by Jeffery P. Hansen☆11Aug 29, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆86Jun 5, 2019Updated 7 years ago
- The Zylin ZPU☆251Apr 21, 2015Updated 11 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Mar 4, 2017Updated 9 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- ☆10Updated this week