A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive)
☆62Jul 29, 2015Updated 10 years ago
Alternatives and similar repositories for mips32r1_xum
Users that are interested in mips32r1_xum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆45Aug 11, 2014Updated 11 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- USB uploader tool for Everdrive64☆11Apr 5, 2020Updated 6 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- An esp32-s2 based development board in a tiny form factor 🚀☆22Sep 11, 2021Updated 4 years ago
- Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…☆21Jun 5, 2014Updated 11 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- MIPS CPU implemented in Verilog☆646Oct 3, 2017Updated 8 years ago
- MSP430G2xx3 flashing tool supporting Linux, Windows, and Mac OS.☆21Mar 29, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR☆34Mar 10, 2024Updated 2 years ago
- ☆23Mar 12, 2026Updated last month
- CAD workshop focusing on SOLIDWORKS☆16Aug 2, 2021Updated 4 years ago
- The Programmers Open Workbench☆13Dec 19, 2011Updated 14 years ago
- ☆17Aug 6, 2021Updated 4 years ago
- ☆14Jun 22, 2019Updated 6 years ago
- ☆19Aug 8, 2024Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419May 2, 2026Updated last week
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆20Feb 12, 2017Updated 9 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 5 months ago
- A line follower simulation created in CoppeliaSim, with a C++ interface for CoppeliaSim's Remote API☆23Jul 3, 2022Updated 3 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- Building an understanding of the Pi RP2040 by iterative programming and head-scratching.☆16May 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Oberon Portable Compiler and Linker☆14Oct 1, 2011Updated 14 years ago
- Digital circuit simulator, written by Jeffery P. Hansen☆10Aug 29, 2019Updated 6 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆84Jun 5, 2019Updated 6 years ago
- The Zylin ZPU☆249Apr 21, 2015Updated 11 years ago
- Fork of Xilinx's Linux repo that adds support for Digilent boards☆10Feb 14, 2018Updated 8 years ago
- A testbench for an axi lite custom IP☆24Dec 18, 2014Updated 11 years ago