grantae / mips32r1_xumLinks
A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive)
☆60Updated 10 years ago
Alternatives and similar repositories for mips32r1_xum
Users that are interested in mips32r1_xum are comparing it to the libraries listed below
Sorting:
- LatticeMico32 soft processor☆107Updated 10 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Updated 10 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- turbo 8051☆29Updated 8 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- A RISC-V processor☆15Updated 6 years ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆44Updated 11 years ago
- A port of FreeRTOS for the RISC-V ISA☆77Updated 6 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆50Updated 10 years ago
- A Tiny Processor Core☆110Updated 2 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago