grantae / mips32r1_xumLinks
A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive)
☆60Updated 9 years ago
Alternatives and similar repositories for mips32r1_xum
Users that are interested in mips32r1_xum are comparing it to the libraries listed below
Sorting:
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- LowRISC port to Zedboard☆13Updated 8 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- A RISC-V processor☆15Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆64Updated 7 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- OpenSPARC-based SoC☆68Updated 10 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 3 weeks ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 10 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- A Tiny Processor Core☆110Updated last month
- ☆26Updated 4 years ago
- ☆21Updated 4 years ago