A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old University of Utah XUM archive)
☆61Jul 29, 2015Updated 10 years ago
Alternatives and similar repositories for mips32r1_xum
Users that are interested in mips32r1_xum are comparing it to the libraries listed below
Sorting:
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆76Nov 4, 2024Updated last year
- USB uploader tool for Everdrive64☆11Apr 5, 2020Updated 5 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- ☆17Aug 6, 2021Updated 4 years ago
- MSP430G2xx3 flashing tool supporting Linux, Windows, and Mac OS.☆20Mar 29, 2021Updated 4 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- A tiny PASCAL compiler for bootstrapping systems.☆19Apr 1, 2021Updated 4 years ago
- MIPS CPU implemented in Verilog☆643Oct 3, 2017Updated 8 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆20Feb 12, 2017Updated 9 years ago
- An esp32-s2 based development board in a tiny form factor 🚀☆22Sep 11, 2021Updated 4 years ago
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Jun 28, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- AeroQuad Flight Control Boards☆45Jul 10, 2013Updated 12 years ago
- A line follower simulation created in CoppeliaSim, with a C++ interface for CoppeliaSim's Remote API☆23Jul 3, 2022Updated 3 years ago
- fp-rtos is a realtime OS for embedded systems written in freepascal☆27Jan 26, 2016Updated 10 years ago
- ☆31Updated this week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated 2 weeks ago
- CryptoCell 312 runtime code☆27Feb 3, 2021Updated 5 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- ☆29May 6, 2024Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Raspberry Pi GDB remote serial protocol stub☆40Sep 28, 2016Updated 9 years ago
- A drum machine made using a Raspberry Pi.☆12Apr 19, 2021Updated 4 years ago
- firt steps to build an equinox clock with an STM32F4 + TLC5940☆13Sep 9, 2014Updated 11 years ago
- OpenSPARC-based SoC☆75Jul 17, 2014Updated 11 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- It is the program for Air Gesture Mouse using mpu6050 and esp32 in esp-idf☆29Jul 5, 2020Updated 5 years ago
- F18A source HDL☆32Aug 29, 2019Updated 6 years ago
- stl compatible hashtable☆29Nov 4, 2017Updated 8 years ago
- HF-RISC SoC☆39Nov 10, 2025Updated 3 months ago
- ☆30Oct 10, 2021Updated 4 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆34Dec 14, 2010Updated 15 years ago