Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
☆41Jan 8, 2025Updated last year
Alternatives and similar repositories for vSPI
Users that are interested in vSPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- [NeurIPS 2024] BLAST: Block Level Adaptive Structured Matrix for Efficient Deep Neural Network Inference☆18Nov 6, 2024Updated last year
- Verilog module to communicate with the FT245 interface of an FTDI FT2232H☆17Nov 14, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 12 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Mathematical Functions in Verilog☆99Mar 7, 2021Updated 5 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 11 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated last month
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 6 years ago
- Simple Arduino driver for the AT86RF233 802.15.4 radio module, ported to C++ from RIOT-OS☆11Oct 14, 2017Updated 8 years ago
- Dronet, adapted for Pytorch.☆11Oct 21, 2025Updated 9 months ago
- Small (Q)SPI flash memory programmer in Verilog☆70Nov 5, 2022Updated 3 years ago
- SRAM Design using OpenSource Applications☆25Jul 16, 2021Updated 5 years ago
- moved to https://github.com/Zhaoyilunnn/qdao☆10Aug 30, 2023Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆31Aug 16, 2021Updated 4 years ago
- ☆13Mar 28, 2024Updated 2 years ago
- dji drone id sync demod example☆18Nov 14, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- QSoC - Quick System on Chip Studio☆16Updated this week
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- TO247 half bridge module for EVs☆16Nov 12, 2018Updated 7 years ago
- Mojo FPGA loader written in c☆11Nov 3, 2016Updated 9 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆15Sep 3, 2018Updated 7 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- A collection of classes to drive motors directly connected to a Raspberry Pi, with smart feedback control☆12Nov 9, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- Self-driving Model Car with RPi☆10Nov 27, 2020Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- A feasibility study on building an EtherCAT slave controller☆13Oct 31, 2012Updated 13 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago