Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
☆42Jan 8, 2025Updated last year
Alternatives and similar repositories for vSPI
Users that are interested in vSPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- Verilog module to communicate with the FT245 interface of an FTDI FT2232H☆17Nov 14, 2020Updated 5 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Feb 19, 2026Updated 8 months ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 12 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- Mathematical Functions in Verilog☆101Mar 7, 2021Updated 5 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 11 years ago
- 12 bit SAR ADC for TinyTapeout 7☆16May 30, 2024Updated 2 years ago
- Mount duplicity backups with userspace filesystem☆11Apr 8, 2016Updated 10 years ago
- SPI Slave for FPGA in Verilog and VHDL☆234May 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Simple Arduino driver for the AT86RF233 802.15.4 radio module, ported to C++ from RIOT-OS☆11Oct 14, 2017Updated 9 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- For popular software systems, the number of daily submitted bug reports is high. Triaging these incoming bugs is a time consuming task. M…☆11Jan 8, 2016Updated 10 years ago
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆32Updated this week
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- verilog tutorials for iCE40HX8K Breakout Board☆23Mar 2, 2016Updated 10 years ago
- Opensource embedded controller firmware for sipeed boards.☆44Feb 23, 2019Updated 7 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆16Sep 3, 2018Updated 8 years ago
- [EXPERIMENTAL] RISC-V platform crate for Drone, an Embedded Operating System.☆12Apr 9, 2021Updated 5 years ago
- A collection of classes to drive motors directly connected to a Raspberry Pi, with smart feedback control☆12Nov 9, 2018Updated 7 years ago
- SRAM Design using OpenSource Applications☆26Jul 16, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- ☆59Sep 30, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- TO247 half bridge module for EVs☆18Nov 12, 2018Updated 7 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 6 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- 串口调试助手☆35Apr 15, 2020Updated 6 years ago
- Simple SPI interface for FPGAs☆12Feb 8, 2014Updated 12 years ago
- Local and cloud GPU interference model orchestrator exposing OpenAI-compatible API from different engines☆17Updated this week
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago