mjlyons / vSPILinks
Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
☆41Updated 9 months ago
Alternatives and similar repositories for vSPI
Users that are interested in vSPI are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆61Updated 2 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- ☆30Updated 8 years ago
- ☆64Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 8 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Updated 9 years ago
- ☆27Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated this week
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆59Updated 4 months ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Video Stream Scaler☆40Updated 11 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- Wishbone controlled I2C controllers☆53Updated 10 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆73Updated 3 years ago