mjlyons / vSPILinks
Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
☆41Updated last year
Alternatives and similar repositories for vSPI
Users that are interested in vSPI are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆61Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- ☆63Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- ☆30Updated 8 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- ☆41Updated 4 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated 8 months ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 11 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Verilog wishbone components☆123Updated 2 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆73Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Collection of hardware description languages writings and code snippets☆28Updated 10 years ago
- JTAG Test Access Port (TAP)☆37Updated 11 years ago
- ☆89Updated 8 years ago
- Wishbone interconnect utilities☆44Updated last month
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- CAN Protocol Controller☆40Updated 11 years ago
- Small footprint and configurable JESD204B core☆50Updated this week
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago