mjlyons / vSPILinks
Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter
☆41Updated 7 months ago
Alternatives and similar repositories for vSPI
Users that are interested in vSPI are comparing it to the libraries listed below
Sorting:
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- ☆38Updated 4 years ago
- ☆64Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- ☆30Updated 8 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆95Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- VHDL PCIe Transceiver