alfikpl / aoR3000Links
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆44Updated 11 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below
Sorting:
- LatticeMico32 soft processor☆106Updated 10 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆241Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆121Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- NES in Verilog☆201Updated 3 weeks ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- The Original Nintendo Gameboy in Verilog☆58Updated 10 years ago
- FPGA GPU design for DE1-SoC☆74Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- Test for video output using the ADV7513 chip on a de10 nano board☆53Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- iDEA FPGA Soft Processor☆15Updated 9 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 9 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- A Video display simulator☆171Updated 3 months ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 10 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆32Updated 6 years ago