alfikpl / aoR3000Links
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆42Updated 10 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below
Sorting:
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 8 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆84Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 3 weeks ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A RISC-V processor☆15Updated 6 years ago
- HDMI core in Chisel HDL☆51Updated last year
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 9 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- A reimplementation of a tiny stack CPU☆83Updated last year
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- ☆28Updated 9 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Wishbone interconnect utilities☆41Updated 4 months ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago