The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆47Aug 11, 2014Updated 11 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- brewin moonshine☆13May 7, 2019Updated 7 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 11 years ago
- 64drive USB tool for Linux☆14Aug 3, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Open source N64 library for 3D graphics (WIP)☆19Sep 19, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆434Aug 19, 2014Updated 11 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Jul 29, 2015Updated 11 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Atari Jaguar netlists compiler☆20Nov 8, 2014Updated 11 years ago
- CMake module for build debian packages☆16Mar 31, 2015Updated 11 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- A script for extracting part numbers and specs from Sony Service Manuals using OCR☆12Jul 30, 2023Updated 2 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Steamer: presentation in SATySFi☆14May 9, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Mips fpga implemented using Verilog HDL. Goal is to synthesis on Altera FPGA.☆13Mar 8, 2017Updated 9 years ago
- 8x8x8 Circles or Spheres drawn in OpenGL in Qt, based off the grabber example. See the pendulum repo, too.☆12Mar 4, 2015Updated 11 years ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19May 19, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆41Mar 14, 2015Updated 11 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- ☆38Jul 11, 2022Updated 4 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 6 years ago
- Firmware for the MEGA65 DM65PIC☆10Jul 11, 2021Updated 5 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 3 years ago
- Synthesis minecraft redstone schemes from verilog☆18Sep 20, 2018Updated 7 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Some terrain generation using a low poly style☆11Dec 16, 2016Updated 9 years ago
- ☆18Nov 4, 2024Updated last year
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- ☆12Jan 10, 2021Updated 5 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- HDMI with Verilog and an FPGA.☆20Sep 12, 2023Updated 2 years ago