alfikpl / aoR3000
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆41Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for aoR3000
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆58Updated 6 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆71Updated 12 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆76Updated 12 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Yet Another RISC-V Implementation☆84Updated last month
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆67Updated 8 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 7 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- ☆19Updated 3 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆29Updated 2 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆30Updated 13 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 6 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆31Updated 2 weeks ago
- Another tiny RISC-V implementation☆52Updated 3 years ago
- ☆73Updated 2 weeks ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆75Updated 4 years ago
- A simple GPU on a TinyFPGA BX☆80Updated 6 years ago
- A RISC-V processor☆13Updated 5 years ago