alfikpl / aoR3000Links
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆44Updated 11 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below
Sorting:
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 10 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆246Updated 7 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆65Updated 2 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆73Updated 13 years ago
- ☆28Updated 9 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆68Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆397Updated 11 years ago
- iDEA FPGA Soft Processor☆15Updated 9 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- A Video display simulator☆174Updated 6 months ago
- OpenGL 1.x implementation for FPGAs☆108Updated this week
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Open source implementation of a x86 processor☆331Updated 7 years ago
- The Original Nintendo Gameboy in Verilog☆60Updated 10 years ago
- NES in Verilog☆201Updated 4 months ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆39Updated 4 years ago