alfikpl / aoR3000Links
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆43Updated 10 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below
Sorting:
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 9 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Reverse engineering the XC2064 FPGA☆78Updated 4 years ago
- The Original Nintendo Gameboy in Verilog☆58Updated 10 years ago
- OpenGL 1.x implementation for FPGAs☆92Updated this week
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- NES in Verilog☆197Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆125Updated 9 years ago
- ☆28Updated 9 years ago
- HDMI core in Chisel HDL☆51Updated last year
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- iDEA FPGA Soft Processor☆16Updated 9 years ago
- Open PicoBlaze Assembler☆63Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆28Updated 2 years ago