alfikpl / aoR3000
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆41Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for aoR3000
- LatticeMico32 soft processor☆102Updated 10 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆68Updated 8 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆30Updated 13 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 12 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆76Updated 12 years ago
- ☆19Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆48Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆58Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Reverse engineering the XC2064 FPGA☆74Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- Another tiny RISC-V implementation☆52Updated 3 years ago
- Yet Another RISC-V Implementation☆85Updated 2 months ago
- OpenGL 1.x implementation for FPGAs☆69Updated this week
- ☆50Updated 7 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆75Updated 4 years ago
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago