alfikpl / aoR3000Links
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆44Updated 11 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below
Sorting:
- LatticeMico32 soft processor☆107Updated 11 years ago
- Reverse engineering the XC2064 FPGA☆81Updated 4 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 8 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆60Updated 10 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆33Updated 8 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- Altera JTAG UART wrapper for Bluespec☆25Updated 11 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- NES in Verilog☆201Updated 2 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Open PicoBlaze Assembler☆63Updated last year
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆386Updated 11 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- ☆28Updated 9 years ago
- CMod-S6 SoC☆42Updated 7 years ago