alfikpl / aoR3000View external linksLinks
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆45Aug 11, 2014Updated 11 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below
Sorting:
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆79Mar 11, 2012Updated 13 years ago
- Allow using gdb to connect to an N64 flash cart to debug C code. Allowing for inspecting values, pausing at breakpoints and stepping thro…☆24Jul 19, 2023Updated 2 years ago
- brewin moonshine☆13May 7, 2019Updated 6 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- 64drive USB tool for Linux☆14Aug 3, 2021Updated 4 years ago
- Mips fpga implemented using Verilog HDL. Goal is to synthesis on Altera FPGA.☆13Mar 8, 2017Updated 8 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Jul 29, 2015Updated 10 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- The Brutzelkarte FPGA description code in VHDL☆14Jan 3, 2022Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Atari Jaguar netlists compiler☆19Nov 8, 2014Updated 11 years ago
- Open source N64 library for 3D graphics (WIP)☆17Sep 19, 2021Updated 4 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- ☆17Nov 4, 2024Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆401Aug 19, 2014Updated 11 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- The PS-FPGA project (top level)☆24May 12, 2021Updated 4 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Apr 9, 2013Updated 12 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- A verilog implementation of MIPS ISA.☆18Jul 7, 2019Updated 6 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 6 years ago
- ☆12May 21, 2024Updated last year
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 3 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 2 weeks ago
- Nintendo64 homebrew development utility using gameshark.☆35Dec 19, 2025Updated last month
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- N64 Libdragon with extended features☆27Jan 9, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Updated this week
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆249Nov 29, 2018Updated 7 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated 2 weeks ago
- The OpenRISC 1000 architectural simulator☆77Apr 27, 2025Updated 9 months ago
- ZPUino HDL implementation☆91Aug 6, 2018Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago