The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆48Aug 11, 2014Updated 12 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆86Mar 11, 2012Updated 14 years ago
- brewin moonshine☆13May 7, 2019Updated 7 years ago
- Allow using gdb to connect to an N64 flash cart to debug C code. Allowing for inspecting values, pausing at breakpoints and stepping thro…☆27Jul 19, 2023Updated 3 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 11 years ago
- 64drive USB tool for Linux☆14Aug 3, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Open source N64 library for 3D graphics (WIP)☆19Sep 19, 2021Updated 4 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆472Aug 19, 2014Updated 12 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Jul 29, 2015Updated 11 years ago
- Documentation and Programs fpr the Mattel Aquarius Home Computer☆12May 28, 2025Updated last year
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- Atari Jaguar netlists compiler☆21Nov 8, 2014Updated 11 years ago
- The Brutzelkarte FPGA description code in VHDL☆15Jan 3, 2022Updated 4 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Low level library for wideband SDR receivers☆13Apr 17, 2022Updated 4 years ago
- A script for extracting part numbers and specs from Sony Service Manuals using OCR☆12Jul 30, 2023Updated 3 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Steamer: presentation in SATySFi☆14May 9, 2019Updated 7 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Raizing FPGA Cores for Sorcer Striker, Kingdom Grandprix, Battle Garegga, Batrider and Battle Bakraid☆13Sep 11, 2023Updated 2 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Attempt to verilog Implementation of Playstation 1 (PSX) chips.☆110May 9, 2021Updated 5 years ago
- Mips fpga implemented using Verilog HDL. Goal is to synthesis on Altera FPGA.☆13Mar 8, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- 8x8x8 Circles or Spheres drawn in OpenGL in Qt, based off the grabber example. See the pendulum repo, too.☆12Mar 4, 2015Updated 11 years ago
- The BYTE hands free interface☆10Oct 11, 2021Updated 4 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Karnaugh Interactive Extendable ASIC Simulation Board AKA Karnix ASB-254☆19Updated this week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆43Mar 14, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- N64 Libdragon with extended features☆28Jan 9, 2020Updated 6 years ago
- Sharp SM5 emulator☆39Oct 4, 2015Updated 10 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- ☆39Jul 11, 2022Updated 4 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 7 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- ARM4U☆34Jul 17, 2014Updated 12 years ago