alfikpl / aoR3000Links
The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.74 BogoMIPS. It features a compatible MMU, but no FPU.
☆44Updated 11 years ago
Alternatives and similar repositories for aoR3000
Users that are interested in aoR3000 are comparing it to the libraries listed below
Sorting:
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Reverse engineering the XC2064 FPGA☆81Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆33Updated 8 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆390Updated 11 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- The Original Nintendo Gameboy in Verilog☆59Updated 10 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- OpenGL 1.x implementation for FPGAs☆105Updated last week
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆245Updated 6 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆90Updated 5 years ago
- A CPU on an FPGA that you can play Zork on☆50Updated 8 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- NES in Verilog☆200Updated 3 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago