Alternatives and similar repositories for Gm-ID-starter-kit

Users that are interested in Gm-ID-starter-kit are comparing it to the libraries listed below

• google / skywater-pdk-libs-sky130_fd_pr_reram

  View on GitHub
  SKY130 ReRAM and examples (SkyWater Provided)
  ☆44Apr 20, 2022Updated 3 years ago
• SpikeFI / SpikeFI

  View on GitHub
  A fault injection framework for spiking neural networks
  ☆11Dec 28, 2025Updated last month
• RISCV-on-Microsemi-FPGA / MPF300T-PolarFire-Eval-Kit

  View on GitHub
  PolarFire FPGA sample RISC-V designs
  ☆14Oct 15, 2019Updated 6 years ago
• kornelski / rgba-hq2x

  View on GitHub
  hq2x scaling algorithm updated to support RGBA
  ☆17Jan 14, 2016Updated 10 years ago
• wicker / SystemVerilog-Constructs

  View on GitHub
  Examples of unions, interfaces, and assertions in SystemVerilog
  ☆13Aug 31, 2013Updated 12 years ago
• KI3P / VWS-SDR

  View on GitHub
  RF front end for a software defined receiver
  ☆11May 31, 2025Updated 8 months ago
• LarsAsplund / github-facts

  View on GitHub
  GitHub-based statistics highlighting interesting facts about the HDL industry
  ☆12Jul 6, 2023Updated 2 years ago
• tchancarusone / Wireline-ChModel-Matlab

  View on GitHub
  Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation
  ☆14Apr 25, 2020Updated 5 years ago
• TexasInstruments-Sandbox / edgeai-gst-apps-defect-detection

  View on GitHub
  Gstreamer based Edge AI reference application
  ☆13Nov 20, 2023Updated 2 years ago
• sterin / super-prove-build

  View on GitHub
  ☆14Sep 14, 2020Updated 5 years ago
• openhwgroup / riscv_vm

  View on GitHub
  Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board
  ☆15Nov 16, 2022Updated 3 years ago
• dmitrykravchenko2018 / arithmetic_coding

  View on GitHub
  Arithmetic Coding for Data Compression
  ☆16Updated this week
• zhemao / riscv-dma

  View on GitHub
  A DMA Controller for RISCV CPUs
  ☆13Aug 10, 2015Updated 10 years ago
• erdc / szip

  View on GitHub
  clone of szip source
  ☆13Aug 19, 2011Updated 14 years ago
• lican81 / memNN

  View on GitHub
  ☆21Mar 20, 2019Updated 6 years ago
• anlit75 / ADPLL

  View on GitHub
  All Digital Phase-Locked Loop (ADPLL)
  ☆26Jan 16, 2024Updated 2 years ago
• m-kru / fsva

  View on GitHub
  FuseSoc Verification Automation
  ☆22Jul 21, 2022Updated 3 years ago
• VUnit / vunit_action

  View on GitHub
  VUnit GitHub action
  ☆19May 23, 2021Updated 4 years ago
• lmingzhi618 / CentOS-Linux-shadowsocks

  View on GitHub
  CentOS/Linux 安装shadowsocks 翻墙
  ☆14Oct 24, 2025Updated 3 months ago
• lnis-uofu / FreePDK45-RRAM-Addon

  View on GitHub
  A RRAM addon for the NCSU FreePDK 45nm
  ☆25Jan 10, 2022Updated 4 years ago
• steve-m / hsdaohSDR

  View on GitHub
  SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh
  ☆28Jun 2, 2024Updated last year
• ntampouratzis / FPGA-based-LSTM

  View on GitHub
  A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks
  ☆27Aug 25, 2021Updated 4 years ago
• siddhantladdha / analog_daddy

  View on GitHub
  This library is an attempt to make transistor sizing for Analog design less painful.
  ☆21Jan 22, 2026Updated 3 weeks ago
• fivosts / BenchPress

  View on GitHub
  Source code for "BenchPress: A Deep Active Benchmark Generator", PACT 2022
  ☆21Mar 15, 2023Updated 2 years ago
• scarv / scarv

  View on GitHub
  SCARV: a side-channel hardened RISC-V platform
  ☆22Mar 31, 2021Updated 4 years ago
• JiaoXianjun / sdrfun

  View on GitHub
  SDR is fun.
  ☆32May 27, 2024Updated last year
• tenstorrent / rv-core-dv-kit

  View on GitHub
  ☆29Mar 1, 2025Updated 11 months ago
• andrepool / fli

  View on GitHub
  Using ModelSim Foreign Language Interface for c – VHDL Co-Simulation and for Simulator Control on Linux x86 Platform
  ☆28Dec 17, 2020Updated 5 years ago
• KastnerRG / Spector-HLS

  View on GitHub
  Contains FPGA benchmarks for Vivado HLS and Catapult HLS
  ☆26Jun 18, 2020Updated 5 years ago
• TinyTapeout / xschem-viewer

  View on GitHub
  Online viewer of Xschem schematic files
  ☆28Dec 14, 2025Updated 2 months ago
• JiaoXianjun / openwifi

  View on GitHub
  Free open source Wi-Fi project
  ☆24Feb 4, 2026Updated last week
• sandarm-1 / Gm_over_Id_methodology

  View on GitHub
  Gm over Id methodology
  ☆36Jun 8, 2022Updated 3 years ago
• TI-Bonn / vercolib_pcie

  View on GitHub
  VHDL PCIe Transceiver
  ☆32Jul 2, 2020Updated 5 years ago
• edaa-org / pyEDAA.IPXACT

  View on GitHub
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆31Feb 10, 2026Updated last week
• ThalesGroup / TMR

  View on GitHub
  Triple Modular Redundancy
  ☆28Sep 4, 2019Updated 6 years ago
• zeeshanrafique23 / mdu

  View on GitHub
  M-extension for RISC-V cores.
  ☆32Nov 21, 2024Updated last year
• gabrieljcs / ann-vhdl

  View on GitHub
  A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE
  ☆33Mar 10, 2020Updated 5 years ago
• sarachour / legno-compiler

  View on GitHub
  a compiler for the Apollo project that targets the HCDCv2 Analog Device
  ☆29Aug 13, 2021Updated 4 years ago
• korvin011 / ADS-Matlab-Interface

  View on GitHub
  Keysight Advanced Design System (ADS) to Matlab interface
  ☆56Mar 12, 2022Updated 3 years ago