Harry-Chen / fpga-virtual-consoleLinks
VT220-compatible console on Cyclone IV EP4CE55F23I7
☆43Updated 7 years ago
Alternatives and similar repositories for fpga-virtual-console
Users that are interested in fpga-virtual-console are comparing it to the libraries listed below
Sorting:
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 7 years ago
- Trivial RISC-V Linux binary bootloader☆53Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 5 years ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆99Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 7 months ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- HDMI core in Chisel HDL☆53Updated last year
- Portable HyperRAM controller☆62Updated last year
- ☆51Updated 4 years ago
- Tang Mega 138K Pro examples☆94Updated 5 months ago
- Remote JTAG server for remote debugging☆43Updated 2 weeks ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆157Updated 3 weeks ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆162Updated 2 years ago
- RISC CPU by Icenowy☆12Updated 7 years ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 3 months ago
- PicoRV☆43Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 8 months ago