Harry-Chen / fpga-virtual-console

Related projects: ⓘ

• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 6 years ago
• oscourse-tsinghua / cpu-testcase
  Test cases for MIPS CPU implementation
  ☆12Updated 4 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆54Updated 2 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆72Updated 3 years ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆10Updated 5 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆28Updated 6 years ago
• lowRISC / lowrisc-nexys4
  FPGA demo for Digilent NEXYS 4 board
  ☆22Updated 4 years ago
• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆47Updated last month
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆42Updated 3 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 3 months ago
• BrianHGinc / BrianHG-DDR3-Controller
  DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…
  ☆69Updated 5 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆15Updated 2 weeks ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆104Updated 5 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆36Updated 10 years ago
• lingscale / cc01
  ☆31Updated last year
• j-marjanovic / pp-sp-reference-design
  ☆38Updated 2 years ago
• muzilinxi90 / OpenMIPS
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆21Updated 7 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆58Updated 2 years ago
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆43Updated 4 years ago
• ultraembedded / core_usb_host
  Basic USB 1.1 Host Controller for small FPGAs
  ☆84Updated 4 years ago
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 5 years ago
• MJoergen / HyperRAM
  Portable HyperRAM controller
  ☆47Updated last month
• mmicko / prjtang
  Documenting the Anlogic FPGA bit-stream format.
  ☆84Updated last year
• adafruit / Feather-RISC-V-PCB
  Feather with SiFive Freedom E310, an open source RISC-V processor.
  ☆8Updated 7 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆63Updated 2 years ago
• Martoni / HdmiCore
  HDMI core in Chisel HDL
  ☆46Updated 6 months ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆34Updated 2 years ago
• freecores / jtag
  JTAG Test Access Port (TAP)
  ☆30Updated 10 years ago