Harry-Chen / fpga-virtual-consoleLinks
VT220-compatible console on Cyclone IV EP4CE55F23I7
☆43Updated 7 years ago
Alternatives and similar repositories for fpga-virtual-console
Users that are interested in fpga-virtual-console are comparing it to the libraries listed below
Sorting:
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 7 years ago
- Trivial RISC-V Linux binary bootloader☆52Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆98Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- GDB server to debug CPU simulation waveform traces☆43Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Baremetal softwares for TrivialMIPS platform☆11Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- Remote JTAG server for remote debugging☆43Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆154Updated this week
- 4004 CPU and MCS-4 family chips☆45Updated 11 years ago
- HDMI core in Chisel HDL☆52Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆83Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- ☆24Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Naive Educational RISC V processor☆92Updated 2 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 7 months ago
- mystorm sram test☆29Updated 8 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago