Zero-Config Single-Node Workload Manager
☆17Jan 5, 2021Updated 5 years ago
Alternatives and similar repositories for tasque
Users that are interested in tasque are comparing it to the libraries listed below
Sorting:
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 11 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 7 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆35Jun 18, 2025Updated 8 months ago
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 5 years ago
- Place & Router for Minetest☆18Nov 5, 2022Updated 3 years ago
- A .NET implementation of TEA, XTEA and XXTEA algorithm.☆17Oct 9, 2019Updated 6 years ago
- A Rust style C++ library.☆19Sep 3, 2022Updated 3 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- EuroSys '24: "Trinity: A Fast Compressed Multi-attribute Data Store"☆19Mar 8, 2025Updated 11 months ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Pretty printing library for SQL☆24Jun 24, 2023Updated 2 years ago
- An advanced cross-platform serial port utility☆27Dec 28, 2025Updated 2 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- LiveGraph: a transactional graph storage system with purely sequential adjacency list scans☆59Apr 5, 2021Updated 4 years ago
- A Thread-Level Synchronization-Free Sparse Triangular Solve on GPUs☆56Mar 19, 2021Updated 4 years ago
- MLIR metal dialect☆36Sep 18, 2024Updated last year
- ☆24May 1, 2022Updated 3 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆36Sep 15, 2024Updated last year
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated 2 months ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 3 months ago
- simd enabled column imprints☆11Feb 12, 2018Updated 8 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- An algorithm that intelligently executes a crypto order over time via Coinbase☆12Oct 26, 2021Updated 4 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- Unofficial mirror of sourceware binutils-gdb repository. Updated daily.☆11Mar 21, 2023Updated 2 years ago