Alternatives and similar repositories for tasque:

Users that are interested in tasque are comparing it to the libraries listed below

• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆15Updated 4 years ago
• jiazhihao / sosp19ae
  Artifacts for SOSP'19 paper Optimizing Deep Learning Computation with Automatic Generation of Graph Substitutions
  ☆21Updated 2 years ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 5 years ago
• TrivialCompiler / Talk
  Tex source for talk slide.
  ☆10Updated 4 years ago
• wangrunji0408 / WanZheBiDong
  An educational game about Wanli Period of the Ming Dynasty
  ☆8Updated 4 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆11Updated 4 years ago
• Harry-Chen / network-principle-labs
  Labs for Network Principle course, Fall 2018, Tsinghua University
  ☆16Updated 5 years ago
• MarisaKirisame / resume
  ☆42Updated last month
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆14Updated 2 years ago
• NMSU-PEARL / GPUs-Energy
  [CF ’20] Verified Instruction-Level Energy Consumption Measurement for NVIDIA GPUs
  ☆15Updated 4 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆14Updated 4 years ago
• ppwwyyxx / dotfiles
  my dotfiles..
  ☆60Updated last month
• ybai62868 / OpenCL_Xilinx-Intel_HeteroCL
  This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).
  ☆24Updated 5 years ago
• syimyuzya / tunet-cli
  Command line tool for Tsinghua University network authentication
  ☆27Updated 5 years ago
• ftynse / clint
  Chunky Loop Interaction
  ☆23Updated 5 years ago
• thu-pacman / lab-guide
  Everything about PACMAN!
  ☆11Updated 3 weeks ago
• uwsampl / relay-aot
  An experimental ahead of time compiler for Relay.
  ☆50Updated 4 years ago
• lcy-seso / DLFrameworkTest
  My tests and experiments with some popular dl frameworks.
  ☆11Updated 3 months ago
• loongson / binutils-gdb
  Unofficial mirror of sourceware binutils-gdb repository. Updated daily.
  ☆10Updated last year
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• twd2 / roload
  My DAC '21 work open-sourced.
  ☆14Updated 3 years ago
• typekernel / typekernel
  Warning: 🕳 ahead!
  ☆16Updated 5 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 6 years ago
• nod-ai / PI
  A lightweight MLIR Python frontend with support for PyTorch
  ☆21Updated 4 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆11Updated 2 years ago
• K-Wu / pytorch-direct
  Code for Large Graph Convolutional Network Training with GPU-Oriented Data Communication Architecture (accepted by PVLDB).The outdated wr…
  ☆8Updated last year