Alternatives and similar repositories for tasque

Users that are interested in tasque are comparing it to the libraries listed below

• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 6 years ago
• jiazhihao / sosp19ae
  Artifacts for SOSP'19 paper Optimizing Deep Learning Computation with Automatic Generation of Graph Substitutions
  ☆21Updated 3 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆14Updated 10 months ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 10 months ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 6 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 6 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆13Updated 5 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆13Updated 5 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 5 years ago
• uwsampl / relay-aot
  An experimental ahead of time compiler for Relay.
  ☆50Updated 5 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• lcy-seso / DLFrameworkTest
  My tests and experiments with some popular dl frameworks.
  ☆17Updated 4 months ago
• jiegec / verilog-lang
  A hand-written recursive decent Verilog parser.
  ☆10Updated 3 years ago
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆25Updated 5 years ago
• oscourse-tsinghua / cpu-testcase
  Test cases for MIPS CPU implementation
  ☆12Updated 6 years ago
• ybai62868 / OpenCL_Xilinx-Intel_HeteroCL
  This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).
  ☆25Updated 6 years ago
• microsoft / Analysis-Framework-for-TVM
  Static analysis framework for analyzing programs written in TVM's Relay IR.
  ☆29Updated 6 years ago
• heterosys / mlir-vitis
  📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
  ☆15Updated 3 years ago
• GCYYfun / DailySchedule
  《日常》
  ☆18Updated 4 years ago
• JohndeVostok / APE
  A GPU FP32 computation method with Tensor Cores.
  ☆26Updated last month
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 6 years ago
• NMSU-PEARL / GPUs-Energy
  [CF ’20] Verified Instruction-Level Energy Consumption Measurement for NVIDIA GPUs
  ☆15Updated 5 years ago
• Fugoes / ctrj
  Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…
  ☆14Updated 5 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆39Updated last year
• trivialmips / linux-nontrivial-mips
  Linux porting to NonTrivialMIPS (based on linux-stable)
  ☆12Updated 6 years ago
• metagraph-dev / mlir-graphblas
  MLIR tools and dialect for GraphBLAS
  ☆18Updated 3 years ago