Alternatives and similar repositories for tasque

Users that are interested in tasque are comparing it to the libraries listed below

• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆14Updated 9 months ago
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 6 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 6 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 6 years ago
• dramforever / finlog
  Compiling finite generators to digital logic. WIP
  ☆13Updated 5 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 4 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆19Updated 3 years ago
• LC-John / RISCV-Simulator
  PKU computer organization and architecture RISC-V Simulator LAB
  ☆36Updated 7 years ago
• jiazhihao / sosp19ae
  Artifacts for SOSP'19 paper Optimizing Deep Learning Computation with Automatic Generation of Graph Substitutions
  ☆21Updated 3 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 8 months ago
• regehr / pldi22-llvm-tutorial
  outline and links for PLDI 2022 tutorial
  ☆17Updated 3 years ago
• GCYYfun / DailySchedule
  《日常》
  ☆18Updated 4 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• uwsampl / relay-aot
  An experimental ahead of time compiler for Relay.
  ☆50Updated 5 years ago
• ybai62868 / OpenCL_Xilinx-Intel_HeteroCL
  This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).
  ☆25Updated 6 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 5 years ago
• metagraph-dev / mlir-graphblas
  MLIR tools and dialect for GraphBLAS
  ☆18Updated 3 years ago
• efeslab / eecs582
  Course website for Advanced Operating Systems
  ☆13Updated 3 years ago
• NMSU-PEARL / GPUs-Energy
  [CF ’20] Verified Instruction-Level Energy Consumption Measurement for NVIDIA GPUs
  ☆15Updated 5 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆12Updated 5 years ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆44Updated 4 years ago
• KireinaHoro / khemu
  Binary translation in Rust
  ☆13Updated 5 years ago
• lcy-seso / DLFrameworkTest
  My tests and experiments with some popular dl frameworks.
  ☆16Updated 3 months ago
• microsoft / Analysis-Framework-for-TVM
  Static analysis framework for analyzing programs written in TVM's Relay IR.
  ☆29Updated 6 years ago
• pku-minic / first-step-rs
  Take your first step in writing a compiler. Implemented in Rust.
  ☆16Updated 2 years ago
• trivialmips / linux-nontrivial-mips
  Linux porting to NonTrivialMIPS (based on linux-stable)
  ☆12Updated 6 years ago
• Inokinoki / softfpu-rs
  A WIP Float32 soft FPU implementation
  ☆22Updated 4 years ago
• gthparch / NVPTX-SPIRV-Translator
  ☆28Updated 4 years ago