jiegec / unofficial-loongarch-intrinsics-guideLinks
Unofficial LoongArch Intrinsics Guide
☆60Updated last month
Alternatives and similar repositories for unofficial-loongarch-intrinsics-guide
Users that are interested in unofficial-loongarch-intrinsics-guide are comparing it to the libraries listed below
Sorting:
- LoongArch Opcodes (unofficially compiled list)☆46Updated 5 months ago
- Examine and discover LoongArch instructions☆21Updated 2 months ago
- Collection of Loongson products' public documentation☆79Updated last month
- ☆32Updated 4 months ago
- ☆208Updated last week
- Yet another Linux Distro for RISC-V!☆73Updated last week
- My knowledge base☆67Updated last week
- ☆18Updated 11 months ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆52Updated last year
- ☆20Updated 2 months ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆40Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated 11 months ago
- PoC LoongArch - RISC-V emulator☆32Updated last year
- The documentation for LoongArch.☆264Updated 6 months ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆27Updated 3 months ago
- CPU micro benchmarks☆62Updated 3 months ago
- RISC-V VM in Bash☆29Updated 6 months ago
- libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime☆41Updated 7 months ago
- Firmware Of LoongArch Machines☆114Updated last week
- Build tools for Loongson (Binary)☆42Updated 2 months ago
- A simple and fast RISC-V JIT emulator.☆147Updated last year
- RISC-V Open Source Supervisor Binary Interface☆10Updated 3 years ago
- Environment for experimenting loongarch bios and OS on X86 machines☆66Updated 2 years ago
- Loongarch Emulator☆19Updated 6 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 7 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- 咱龙了吗?在这里一站式了解 LoongArch 的上游生态建设。 Are we Loong yet? Follow LoongArch upstream work right here right away.☆236Updated last week
- Multi-Architecture UEFI Environment Driver☆59Updated 6 months ago