jiegec / unofficial-loongarch-intrinsics-guideLinks
Unofficial LoongArch Intrinsics Guide
☆54Updated last week
Alternatives and similar repositories for unofficial-loongarch-intrinsics-guide
Users that are interested in unofficial-loongarch-intrinsics-guide are comparing it to the libraries listed below
Sorting:
- ☆17Updated 7 months ago
- LoongArch Opcodes (unofficially compiled list)☆42Updated 3 weeks ago
- Examine and discover LoongArch instructions☆15Updated last year
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 3 months ago
- ☆28Updated last week
- ☆19Updated 3 months ago
- PoC LoongArch - RISC-V emulator☆32Updated last year
- RISC-V VM in Bash☆24Updated 2 months ago
- Collection of Loongson products' public documentation☆76Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Maintain patches for running chromium on loongarch64☆14Updated 3 weeks ago
- ☆11Updated 10 months ago
- 裸金属二进制翻译器的设计和实现☆43Updated 2 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- CPU micro benchmarks☆57Updated 2 weeks ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆16Updated 4 months ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆47Updated 9 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- Toy ELF dynlinker & interp☆10Updated last year
- My knowledge base☆53Updated this week
- Project magament for porting openEuler to RISC-V☆34Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 7 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 10 months ago
- Microarchitecture diagrams of several CPUs☆36Updated last month
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- 一个基于交叉编译的Linux发行版。☆25Updated last month
- Multi-Architecture UEFI Environment Driver☆56Updated 2 months ago
- Yet another Linux Distro for RISC-V!☆65Updated 3 weeks ago
- Loongarch Emulator☆19Updated 2 months ago