Alternatives and similar repositories for unofficial-loongarch-intrinsics-guide

Users that are interested in unofficial-loongarch-intrinsics-guide are comparing it to the libraries listed below

• loongson / la-asm-manual
  ☆17Updated 7 months ago
• android-la64 / docs
  ☆19Updated 4 months ago
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆44Updated last month
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆16Updated last year
• loongson / la-abi-specs
  ☆28Updated 3 weeks ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆25Updated last week
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆39Updated 4 months ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆78Updated 3 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• AOSC-Dev / chromium-loongarch64
  Maintain patches for running chromium on loongarch64
  ☆14Updated last month
• ziyao233 / barv
  RISC-V VM in Bash
  ☆24Updated 2 months ago
• sunhaiyong1978 / Yongbao
  一个基于交叉编译的Linux发行版。
  ☆25Updated last week
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆68Updated last month
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆47Updated 10 months ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆58Updated last week
• jiegec / kb
  My knowledge base
  ☆58Updated last week
• AOSC-Dev / liblol
  libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime
  ☆40Updated 3 months ago
• Martins3 / Bare-Metal-Binary-Translator
  裸金属二进制翻译器的设计和实现
  ☆43Updated 3 months ago
• Icenowy / distro-adaptions-of-gpu-drivers
  演讲《GPU 驱动的发行版适配》
  ☆10Updated last year
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 3 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆62Updated 3 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆21Updated 4 months ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• LoongsonLab / loongsonlab.github.io
  ☆11Updated 11 months ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆116Updated 7 months ago
• loongson / binutils-gdb
  Unofficial mirror of sourceware binutils-gdb repository. Updated daily.
  ☆10Updated 2 years ago
• ruyisdk / ruyi
  RuyiSDK Package Manager
  ☆24Updated this week
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆13Updated 3 years ago
• CircuitCoder / ld.meow.so
  Toy ELF dynlinker & interp
  ☆10Updated last year