Alternatives and similar repositories for unofficial-loongarch-intrinsics-guide

Users that are interested in unofficial-loongarch-intrinsics-guide are comparing it to the libraries listed below

• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆84Updated last week
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆47Updated 6 months ago
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆21Updated 4 months ago
• loongson / la-asm-manual
  ☆19Updated last year
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆41Updated 3 months ago
• loongson / la-abi-specs
  ☆32Updated 5 months ago
• lat-opensource / lat
  ☆210Updated last week
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year
• android-la64 / docs
  ☆20Updated 3 months ago
• jiegec / kb
  My knowledge base
  ☆72Updated 2 weeks ago
• cyyself / cemu
  A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …
  ☆118Updated last year
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆28Updated 5 months ago
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆73Updated 3 weeks ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆66Updated 3 weeks ago
• rrwhx / LA_EMU
  Loongarch Emulator
  ☆19Updated 8 months ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Updated last year
• dramforever / urvirt
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Updated 3 years ago
• jiegec / cpu
  Microarchitecture diagrams of several CPUs
  ☆43Updated last month
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• riscv / riscv-control-transfer-records
  This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…
  ☆23Updated 9 months ago
• loongson / LoongArch-Documentation
  The documentation for LoongArch.
  ☆265Updated 7 months ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆27Updated 4 months ago
• AOSC-Dev / liblol
  libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime
  ☆41Updated 8 months ago
• loongson / build-tools
  Build tools for Loongson (Binary)
  ☆43Updated 3 months ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆152Updated last year
• loongson / Firmware
  Firmware Of LoongArch Machines
  ☆115Updated last month
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated this week
• loongson / gcc
  ☆26Updated last year