List of several designs I have been working through the years to avoid re-designing it again
☆16Jun 17, 2024Updated 2 years ago
Alternatives and similar repositories for digital_design_library
Users that are interested in digital_design_library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- General Purpose AXI Direct Memory Access☆80May 12, 2024Updated 2 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple, idealized version of the Plutus smart contract language in Haskell.☆10Jan 21, 2021Updated 5 years ago
- RISC-V Integrated Matrix Development Repository☆26Updated this week
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆24Jun 14, 2026Updated 2 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- Digital logic benchmark suite☆84Aug 17, 2026Updated last week
- Simple autograder for Haskell programming assignments☆18Feb 18, 2025Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆85Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆12Sep 18, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆31Jul 6, 2026Updated last month
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- bladeRF driver for SDR#☆11Oct 16, 2018Updated 7 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated last year
- GEMM and GEMM-Ops accelerator for PULP systems☆114Aug 5, 2026Updated 3 weeks ago
- ☆12Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Library for interfacing with CDs☆10Updated this week
- This Ubuntu Docker container offers a full desktop experience (XFCE) by using the tightvncserver to provide a VNC connection to the conta…☆17Jun 14, 2022Updated 4 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated last month
- ☆16Jan 18, 2025Updated last year
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated last month
- ☆18Sep 9, 2024Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16Aug 23, 2026Updated last week
- ☆15Dec 1, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆28Jan 6, 2026Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆59Updated this week
- A Hex Editor implemented as a Ghidra Plugin☆18Aug 21, 2026Updated last week
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 3 years ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 6 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- FuseSoC standard core library☆170Aug 19, 2026Updated last week