List of several designs I have been working through the years to avoid re-designing it again
☆16Jun 17, 2024Updated 2 years ago
Alternatives and similar repositories for digital_design_library
Users that are interested in digital_design_library are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 4 months ago
- Foundational workflow for an open-source GPU☆36Updated this week
- ☆18Oct 10, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- A Python wrapper for FTDI's D3XX library.☆14Sep 22, 2026Updated last month
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- General Purpose AXI Direct Memory Access☆82May 12, 2024Updated 2 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- Simple, idealized version of the Plutus smart contract language in Haskell.☆10Jan 21, 2021Updated 5 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆16Apr 17, 2025Updated last year
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Simple autograder for Haskell programming assignments☆18Feb 18, 2025Updated last year
- Reusable Verilog 2005 components for FPGA designs☆55Dec 14, 2025Updated 10 months ago
- bladeRF driver for SDR#☆11Oct 16, 2018Updated 8 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- Library for interfacing with CDs☆10Sep 23, 2026Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆85Updated this week
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- ☆12Sep 18, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Digital logic benchmark suite☆94Sep 28, 2026Updated last month
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- This Ubuntu Docker container offers a full desktop experience (XFCE) by using the tightvncserver to provide a VNC connection to the conta…☆17Jun 14, 2022Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated 3 weeks ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 3 months ago
- ☆35Oct 22, 2026Updated last week
- ☆15Dec 1, 2022Updated 3 years ago