WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM dependencies and execution-order semantics in RTL.
☆13Mar 30, 2026Updated 7 months ago
Alternatives and similar repositories for WaveEye
Users that are interested in WaveEye are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- ☆11Jul 9, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Mar 27, 2026Updated 7 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆37Dec 11, 2025Updated 11 months ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- For mosbius.org website☆36Oct 11, 2026Updated last month
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- ☆44Oct 16, 2026Updated 3 weeks ago
- ☆42Oct 16, 2026Updated 3 weeks ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 3 weeks ago
- ☆10Nov 2, 2023Updated 3 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆55Jul 11, 2025Updated last year
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆55Dec 14, 2025Updated 11 months ago
- IHP Open Access PDK☆18Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆78Sep 22, 2026Updated last month
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- Verilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, …☆11Nov 23, 2023Updated 2 years ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- ☆22Oct 10, 2023Updated 3 years ago
- Source code for 'Beginning Arduino' by Michael McRoberts☆10Mar 28, 2017Updated 9 years ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 10 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Jun 1, 2026Updated 5 months ago
- ☆44Dec 21, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- TinyQV - Crowdsourced Risc-V SoC☆40Aug 12, 2026Updated 3 months ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- ☆21Nov 2, 2026Updated last week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆22Nov 4, 2026Updated last week
- Generic testbench for RISC-V CPUs☆12Dec 13, 2025Updated 11 months ago
- ☆20Aug 20, 2025Updated last year
Are these results useful?