☆42Jun 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for vsd-scl180-orfs
Users that are interested in vsd-scl180-orfs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 3 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- ☆36Updated this week
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆63Mar 21, 2024Updated 2 years ago
- wafer.space GF180MCU Run 1☆37Apr 27, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A comprehensive repository for Compute Express Link (CXL) resources: covering research papers, specifications, simulation/emulation tools…☆26Feb 24, 2026Updated 4 months ago
- Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with…☆22Jul 21, 2025Updated 11 months ago
- BlackParrot on Zynq☆55Jun 17, 2026Updated 3 weeks ago
- ☆19Jun 14, 2026Updated last month
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Updated this week
- An RF circuit simulator☆30Dec 23, 2025Updated 6 months ago
- ☆15Oct 1, 2024Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆123Jul 9, 2023Updated 3 years ago
- Blender GDSII Importer with PDK Support☆133Jul 3, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- For mosbius.org website☆33Jul 31, 2025Updated 11 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- Specialized RoCC AI Accelerator Hardware.☆81Updated this week
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- UVM☆14Mar 16, 2020Updated 6 years ago
- ☆13Updated this week
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆61Updated this week
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- ☆12Jun 8, 2018Updated 8 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆46May 26, 2026Updated last month
- C.U.P.S (Consortium for Upper-Level Physics Software) archive☆17Aug 30, 2021Updated 4 years ago
- ☆17Oct 13, 2024Updated last year
- My 32-bit RISC CPU for smallish FPGAs☆19Apr 20, 2022Updated 4 years ago
- Examples from Intel Fortran coarray tutorial☆14May 24, 2021Updated 5 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- Spartan 3E/Cortex M3 interface board☆17Jun 29, 2012Updated 14 years ago
- ☆11Sep 8, 2021Updated 4 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- FPGA examples on Google Colab☆30Feb 24, 2026Updated 4 months ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆29Aug 28, 2024Updated last year