☆44Jun 24, 2026Updated 4 months ago
Alternatives and similar repositories for vsd-scl180-orfs
Users that are interested in vsd-scl180-orfs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- ☆49Updated this week
- Open quantum computing course for teaching, self-study, exam preparation, and quantum-technology career preparation.☆59Aug 14, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆16May 23, 2024Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Translator for SystemVerilog DUT code to gHDL compatible VHDL code.☆24Updated this week
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆24Apr 15, 2021Updated 5 years ago
- Oscilloscope-Style Streaming Data Visualizer.☆25Updated this week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆140Feb 22, 2024Updated 2 years ago
- BlackParrot on Zynq☆56Jun 17, 2026Updated 4 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Blender GDSII Importer with PDK Support☆140Oct 16, 2026Updated last week
- ☆170Aug 19, 2026Updated 2 months ago
- ☆28Aug 11, 2024Updated 2 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆71Mar 21, 2024Updated 2 years ago
- ☆13Oct 13, 2026Updated last week
- Project template for wafer.space MPW runs using the gf180mcu PDK☆59Updated this week
- ☆12Jul 7, 2020Updated 6 years ago
- TinyBasic interpreted by custom microcoded CPU☆13May 31, 2026Updated 4 months ago
- Superscalar dual-issue RISC-V processor☆19Aug 4, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆39Jan 31, 2026Updated 8 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Oct 16, 2026Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆69Updated this week
- Specialized RoCC AI Accelerator Hardware.☆84Jul 15, 2026Updated 3 months ago
- Computer Architecture course's project Fall 2018, Innopolis University.☆10Dec 6, 2018Updated 7 years ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- Recursive Language Model harness over a frozen Wikidata graph, with evaluation results☆17Oct 11, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- ☆28Nov 8, 2023Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- AxQM — a proof-synthesis benchmark for quantum computing and quantum information, from Nielsen & Chuang, in Lean 4☆13Sep 3, 2026Updated last month
- CAD and documentation for the Expansion Bay module system in the Framework Laptop 16☆14Aug 8, 2023Updated 3 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago