☆44Jun 24, 2026Updated 4 months ago
Alternatives and similar repositories for vsd-scl180-orfs
Users that are interested in vsd-scl180-orfs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Feb 20, 2026Updated 8 months ago
- A tiny FABulous FPGA for TTIHP26a☆16Apr 9, 2026Updated 7 months ago
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Jul 6, 2026Updated 4 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Oct 29, 2026Updated 2 weeks ago
- ☆16May 23, 2024Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆142Feb 22, 2024Updated 2 years ago
- ☆55Oct 27, 2026Updated 2 weeks ago
- 12 bit SAR ADC for TinyTapeout 7☆16May 30, 2024Updated 2 years ago
- ROS 2 Jazzy TurtleBot 4 maze lab with Gazebo Harmonic, live maze generation, a setup GUI, experiment metrics, and autonomous exploration …☆25Oct 22, 2026Updated 3 weeks ago
- Generic testbench for RISC-V CPUs☆12Dec 13, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆24Apr 15, 2021Updated 5 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆52Oct 12, 2026Updated last month
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 4 years ago
- BlackParrot on Zynq☆56Jun 17, 2026Updated 4 months ago
- Blender GDSII Importer with PDK Support☆142Oct 16, 2026Updated 3 weeks ago
- ☆178Oct 30, 2026Updated 2 weeks ago
- ☆29Aug 11, 2024Updated 2 years ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Contains all the necessary lab tasks (Cadence Virtuoso) for ECE3002 VLSI System Design (VIT).☆20Aug 28, 2025Updated last year
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆70Mar 21, 2024Updated 2 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- TinyWhisper: An Open-Source Fully-Integrated Multi-Mode Short-Wave Transmitter for Amateur Radio Applications in 130-nm CMOS☆33Updated this week
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated 2 months ago
- KiCad designs for castellated breakout boards allowing you to use small-pitched parts more easily in otherwise homebrewed PCBs☆27Dec 22, 2017Updated 8 years ago
- RTL Implementation for a Standard GHCI-compliant GPU☆17Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Superscalar dual-issue RISC-V processor☆20Aug 4, 2026Updated 3 months ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- ☆13Apr 23, 2026Updated 6 months ago
- A Risc-V implementation for the Gowin FPGA board - Sipeed Tang Nano 20K☆40Jan 31, 2026Updated 9 months ago
- ☆12Jul 7, 2020Updated 6 years ago
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
Are these results useful?