A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.
☆61Oct 16, 2026Updated this week
Alternatives and similar repositories for gdscheck
Users that are interested in gdscheck are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Full featured, cross-platform RF circuit + electromagnetic simulator. DC, S-parameters, harmonic balance, loadpull. Also supports 2D and…☆234Updated this week
- Transport Triggered Architecture demo processor for first wafer.space MPW shuttle (gf180mcu)☆35Dec 25, 2025Updated 9 months ago
- Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one…☆176Aug 20, 2026Updated last month
- Foundational workflow for an open-source GPU☆34Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- Digital Design Equivalence Checking☆111Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- The SoC for the introduction to chip design course spring 2026☆20May 22, 2026Updated 4 months ago
- GUI for gds2palace RFIC FEM simulation worklow☆35Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python wrapper for WRspice circuit simulation☆16Mar 29, 2023Updated 3 years ago
- ☆40Sep 10, 2026Updated last month
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆101Updated this week
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- Revolution EDA repository, an integrated schematic to GDS design environment for custom integrated circuits☆82Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated 3 weeks ago
- An innovative Verilog-A compiler - reloaded☆52Oct 6, 2026Updated last week
- PDK for 2nm Technology Node☆160Sep 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- AI skills for presentation slides generation with Typst and Touying☆47Aug 9, 2026Updated 2 months ago
- Blender GDSII Importer with PDK Support☆140Sep 29, 2026Updated 2 weeks ago
- Homebrew formulae for libkrun-related projects☆21Sep 30, 2026Updated 2 weeks ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated 2 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Custom IC Design Platform☆124Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ULX3S Quick Start☆24Oct 8, 2020Updated 6 years ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical…☆13Apr 29, 2023Updated 3 years ago
- Simulate BIO programs using the open-source RTL!☆32Jul 12, 2026Updated 3 months ago
- Julia package for computer-aided design of quantum integrated circuits☆68Updated this week
- This is the repository where I store the layout for chips that I have designed.☆20Sep 1, 2026Updated last month
- CoreSmith is a Prompt to GDS Agentic Flow☆48Oct 11, 2026Updated last week