☆14Jun 10, 2026Updated 5 months ago
Alternatives and similar repositories for eFPGA
Users that are interested in eFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 3 weeks ago
- A compact, configurable RISC-V core☆11Jul 31, 2025Updated last year
- Post Quantum Cryptography☆19Updated this week
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆17Aug 12, 2026Updated 3 months ago
- Full custom IC design, layout, and post-layout verification of a 9-bit differential Successive Approximation Register (SAR) ADC in TSMC 6…☆19Oct 4, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Zilsd (Load/Store Pair for RV32) Fast-Track Extension☆14Mar 6, 2026Updated 8 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆28Nov 2, 2026Updated last week
- ☆16Oct 5, 2026Updated last month
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- ☆48Oct 13, 2026Updated last month
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆24Jul 27, 2026Updated 3 months ago
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆93Oct 18, 2025Updated last year
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆27Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated last year
- An evolving Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆23Oct 7, 2026Updated last month
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆72Updated this week
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- ADB Device Manipulation in JAVA☆12Aug 1, 2018Updated 8 years ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆18Sep 7, 2026Updated 2 months ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆16Dec 1, 2020Updated 5 years ago
- Single-Cycle RISC-V Processor in systemverylog☆28Apr 23, 2019Updated 7 years ago
- Framework Open EDA Gui☆75Dec 11, 2024Updated last year
- ☆11Dec 3, 2025Updated 11 months ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Unified RISC-V Prefetch Queue and Branch Predictor☆11Sep 21, 2026Updated last month
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆15Nov 3, 2026Updated last week
- 3D FPGA Architecture Exploration Tool☆28Jun 22, 2026Updated 4 months ago
- ☆13May 4, 2026Updated 6 months ago
- ☆11Sep 16, 2021Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 3 years ago
Are these results useful?