efabless / openlane2Links
The next generation of OpenLane, rewritten from scratch with a modular architecture
☆306Updated 5 months ago
Alternatives and similar repositories for openlane2
Users that are interested in openlane2 are comparing it to the libraries listed below
Sorting:
- Fully Open Source FASOC generators built on top of open-source EDA tools☆284Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆346Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- https://caravel-user-project.readthedocs.io☆211Updated 5 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆580Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- Fabric generator and CAD tools.☆192Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆336Updated 2 years ago
- ☆112Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆152Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆155Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆397Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆224Updated last week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆131Updated last week
- ☆156Updated 3 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆468Updated this week
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- Magic VLSI Layout Tool☆556Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- SystemVerilog synthesis tool☆206Updated 4 months ago
- ☆81Updated 2 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆410Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- FOSS Flow For FPGA☆399Updated 6 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- ☆170Updated 2 years ago