efabless / openlane2Links
The next generation of OpenLane, rewritten from scratch with a modular architecture
☆292Updated 3 months ago
Alternatives and similar repositories for openlane2
Users that are interested in openlane2 are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- ☆111Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆543Updated 2 weeks ago
- https://caravel-user-project.readthedocs.io☆199Updated 3 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆432Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 2 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- ☆323Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆156Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Fabric generator and CAD tools.☆185Updated last week
- ☆78Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆146Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆218Updated 2 weeks ago
- ☆165Updated 2 months ago
- Magic VLSI Layout Tool☆543Updated last week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆117Updated last month
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆399Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆382Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆500Updated last week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆176Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆153Updated this week