efabless / openlane2Links
The next generation of OpenLane, rewritten from scratch with a modular architecture
☆301Updated 3 months ago
Alternatives and similar repositories for openlane2
Users that are interested in openlane2 are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆335Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆282Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆214Updated 7 months ago
- https://caravel-user-project.readthedocs.io☆202Updated 4 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆153Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆447Updated this week
- ☆111Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆388Updated 2 weeks ago
- Fabric generator and CAD tools.☆187Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆557Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆183Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated this week
- Course material for a basic hands-on analog circuit design course with IC emphasis☆123Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- ☆331Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- SystemVerilog to Verilog conversion☆639Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated last month
- Magic VLSI Layout Tool☆543Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆159Updated 3 weeks ago
- ☆149Updated 3 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- CORE-V Family of RISC-V Cores