efabless / openlane2
The next generation of OpenLane, rewritten from scratch with a modular architecture
☆209Updated this week
Related projects ⓘ
Alternatives and complementary repositories for openlane2
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated 2 weeks ago
- https://caravel-user-project.readthedocs.io☆184Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated 3 weeks ago
- Fabric generator and CAD tools☆148Updated last week
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated 2 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- ☆107Updated last year
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆297Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 5 months ago
- SystemVerilog synthesis tool☆169Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆410Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆342Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆153Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆233Updated last month
- ☆76Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- VeeR EL2 Core☆251Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆151Updated 4 years ago
- Opensource DDR3 Controller☆212Updated this week
- Common SystemVerilog components☆518Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆368Updated last week
- ☆295Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆271Updated this week
- FOSS Flow For FPGA☆361Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆151Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆334Updated this week