efabless / openlane2Links
The next generation of OpenLane, rewritten from scratch with a modular architecture
☆313Updated 7 months ago
Alternatives and similar repositories for openlane2
Users that are interested in openlane2 are comparing it to the libraries listed below
Sorting:
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆357Updated this week
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- Fabric generator and CAD tools.☆198Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆613Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆157Updated last year
- ☆116Updated 2 years ago
- ☆348Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆145Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated 3 weeks ago
- ☆174Updated 4 years ago
- SystemVerilog synthesis tool☆211Updated 6 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆409Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆495Updated this week
- ☆83Updated 2 years ago
- ASIC implementation flow infrastructure☆125Updated this week
- Magic VLSI Layout Tool☆568Updated this week
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- Waveform Viewer Extension for VScode☆270Updated this week
- FOSS Flow For FPGA☆407Updated 8 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆420Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆343Updated last week