efabless / openlane2Links
The next generation of OpenLane, rewritten from scratch with a modular architecture
☆310Updated 5 months ago
Alternatives and similar repositories for openlane2
Users that are interested in openlane2 are comparing it to the libraries listed below
Sorting:
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆344Updated 5 months ago
- https://caravel-user-project.readthedocs.io☆215Updated 6 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆590Updated this week
- Fabric generator and CAD tools.☆193Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 9 months ago
- ☆112Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆187Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Magic VLSI Layout Tool☆559Updated last week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆472Updated last week
- ☆339Updated 2 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆156Updated last year
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆136Updated 3 weeks ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆398Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆132Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- ☆163Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 3 weeks ago
- ☆83Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆637Updated 3 weeks ago
- ☆171Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆163Updated 2 weeks ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆93Updated last year