efabless / openlane2
The next generation of OpenLane, rewritten from scratch with a modular architecture
☆207Updated this week
Related projects ⓘ
Alternatives and complementary repositories for openlane2
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated last week
- ☆107Updated last year
- https://caravel-user-project.readthedocs.io☆183Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆192Updated 2 weeks ago
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆402Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 4 months ago
- ☆76Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆198Updated last month
- Fabric generator and CAD tools☆148Updated this week
- SystemVerilog synthesis tool☆168Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆295Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆151Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆232Updated 2 weeks ago
- Opensource DDR3 Controller☆203Updated last week
- CORE-V Family of RISC-V Cores☆206Updated 8 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆109Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆334Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated 3 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆148Updated 4 years ago
- ☆293Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆132Updated last year
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆330Updated this week
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆129Updated last week