Alternatives and similar repositories for riscv-uclinux:

Users that are interested in riscv-uclinux are comparing it to the libraries listed below

• damien-lemoal / riscv64-nommu-buildroot
  ☆43Updated 3 years ago
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆37Updated 8 months ago
• mmicko / prjtang
  Documenting the Anlogic FPGA bit-stream format.
  ☆86Updated 2 years ago
• rbarzic / nanorv32
  A small 32-bit implementation of the RISC-V architecture
  ☆32Updated 4 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆24Updated 3 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆46Updated 3 years ago
• CospanDesign / sdio-device
  ☆17Updated 6 years ago
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆20Updated 4 months ago
• gtjennings1 / HyperBUS
  A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs
  ☆59Updated 6 years ago
• freecores / turbo8051
  turbo 8051
  ☆28Updated 7 years ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆78Updated 2 years ago
• freecores / usbhostslave
  USB 1.1 Host and Function IP core
  ☆19Updated 10 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆34Updated 2 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆41Updated 9 months ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated last month
• CospanDesign / nysa-sdio-device
  SDIO Device Verilog Core
  ☆22Updated 6 years ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆62Updated 2 years ago
• damien-lemoal / buildroot
  buildroot fork
  ☆35Updated 3 weeks ago
• ecilasun / NekoIchi
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆29Updated 3 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆22Updated 3 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago
• michg / pyocdriscv32
  Python script for controlling the debug-jtag port of riscv cores
  ☆14Updated 3 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆47Updated 10 years ago
• fjullien / jtag_vpi
  TCP/IP controlled VPI JTAG Interface.
  ☆63Updated this week
• metro94 / RV-DAP-Plus
  ☆25Updated 3 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆56Updated 3 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆26Updated last year
• lambdaconcept / lambdaUSB
  A configurable USB 2.0 device core
  ☆30Updated 4 years ago
• Wren6991 / HyperRam
  simple hyperram controller
  ☆11Updated 5 years ago