chmmn / riscv-uclinux
riscv uclinux
☆14Updated 5 years ago
Alternatives and similar repositories for riscv-uclinux:
Users that are interested in riscv-uclinux are comparing it to the libraries listed below
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Yet another free 8051 FPGA core☆33Updated 6 years ago
- buildroot fork☆36Updated last week
- ☆43Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- A gdbstub for connecting GDB to a RISC-V Debug Module☆27Updated 5 months ago
- ☆25Updated 3 years ago
- ☆17Updated 6 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆78Updated 3 years ago
- 16 bit RISC-V proof of concept☆23Updated 6 months ago
- busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.☆98Updated 8 months ago
- turbo 8051☆29Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- Documenting the Anlogic FPGA bit-stream format.☆86Updated 2 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆47Updated 10 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆60Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- Utilities for working with a Wishbone bus in an embedded device☆41Updated last year
- SERV RISC-V sample for Tang Nano FPGA board☆19Updated 5 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆47Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last week
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆79Updated 4 years ago
- ☆63Updated 6 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆112Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year