CMU-SAFARI / EINSimLinks
DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-correction error characteristics using only the post-correction errors. Described in the 2019 DSN paper by Patel et al.: https://people.inf.ethz.ch/omutlu/pub/understanding-and-modeling-in-DRAM-ECC_dsn19.pdf.
☆10Updated 2 years ago
Alternatives and similar repositories for EINSim
Users that are interested in EINSim are comparing it to the libraries listed below
Sorting:
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆34Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- The official repository for the gem5 resources sources.☆78Updated last month
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- gem5 configuration for intel's skylake micro-architecture☆53Updated 4 years ago
- ☆21Updated 5 years ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆22Updated 2 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 6 months ago
- ☆17Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 5 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆80Updated 2 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 4 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆82Updated 4 months ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- Qemu tracing plugin using SimPoints☆17Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆15Updated 2 years ago