CMU-SAFARI / EINSim
DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-correction error characteristics using only the post-correction errors. Described in the 2019 DSN paper by Patel et al.: https://people.inf.ethz.ch/omutlu/pub/understanding-and-modeling-in-DRAM-ECC_dsn19.pdf.
☆9Updated last year
Alternatives and similar repositories for EINSim:
Users that are interested in EINSim are comparing it to the libraries listed below
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆18Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 4 years ago
- ☆18Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ☆15Updated 2 years ago
- ☆30Updated 4 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆61Updated 4 months ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆17Updated 5 months ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 2 years ago
- ☆18Updated last year
- gem5 configuration for intel's skylake micro-architecture☆46Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆28Updated last year
- (elastic) cuckoo hashing☆13Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- ☆23Updated last year
- Memory consistency model checking and test generation library.☆14Updated 8 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- ☆15Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆26Updated 2 years ago
- The official repository for the gem5 resources sources.☆63Updated 3 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- This adds partial support of AVX2 and AVX-512 to gem5.☆12Updated last year
- MIRAGE (USENIX Security 2021)☆12Updated last year