CMU-SAFARI / EINSim
DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-correction error characteristics using only the post-correction errors. Described in the 2019 DSN paper by Patel et al.: https://people.inf.ethz.ch/omutlu/pub/understanding-and-modeling-in-DRAM-ECC_dsn19.pdf.
☆10Updated last year
Alternatives and similar repositories for EINSim:
Users that are interested in EINSim are comparing it to the libraries listed below
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆18Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- ☆32Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- The Splash-3 benchmark suite☆43Updated last year
- Multiple approaches to statistical simulation for computer architects☆15Updated 4 years ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆25Updated 11 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆35Updated 2 weeks ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆16Updated 4 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆31Updated 3 weeks ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 2 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ☆35Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago