CMU-SAFARI / EINSim
DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-correction error characteristics using only the post-correction errors. Described in the 2019 DSN paper by Patel et al.: https://people.inf.ethz.ch/omutlu/pub/understanding-and-modeling-in-DRAM-ECC_dsn19.pdf.
☆9Updated 9 months ago
Related projects: ⓘ
- ☆18Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆15Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆12Updated 2 months ago
- Artifact, reproducibility, and testing utilites for gem5☆19Updated 3 years ago
- ☆28Updated 4 years ago
- CleanupSpec (MICRO-2019)☆16Updated 3 years ago
- gem5 configuration for intel's skylake micro-architecture☆44Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆17Updated 3 years ago
- Creating beautiful gem5 simulations☆44Updated 3 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆15Updated 2 years ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆21Updated 10 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆16Updated 2 years ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆28Updated 3 weeks ago
- Memory consistency model checking and test generation library.☆13Updated 7 years ago
- (elastic) cuckoo hashing☆13Updated 4 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆17Updated 3 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆52Updated 2 weeks ago
- ☆21Updated last month
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆31Updated last week
- ☆14Updated last year
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- ☆21Updated 11 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated last year
- The official repository for the gem5 resources sources.☆54Updated this week
- This adds partial support of AVX2 and AVX-512 to gem5.☆11Updated 9 months ago