CMU-SAFARI / EINSimLinks
DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-correction error characteristics using only the post-correction errors. Described in the 2019 DSN paper by Patel et al.: https://people.inf.ethz.ch/omutlu/pub/understanding-and-modeling-in-DRAM-ECC_dsn19.pdf.
☆10Updated last year
Alternatives and similar repositories for EINSim
Users that are interested in EINSim are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- ☆33Updated 5 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- The official repository for the gem5 resources sources.☆72Updated last month
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- Heterogeneous simulator for DECADES Project☆32Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆39Updated 3 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆36Updated 2 months ago
- gem5 configuration for intel's skylake micro-architecture☆48Updated 3 years ago
- ☆20Updated 3 weeks ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆24Updated 10 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆67Updated last month
- ☆15Updated 2 years ago
- ☆25Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 9 months ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- ☆15Updated 3 years ago