fusesoc / fusesoc.github.ioLinks
☆20Updated 2 years ago
Alternatives and similar repositories for fusesoc.github.io
Users that are interested in fusesoc.github.io are comparing it to the libraries listed below
Sorting:
- RISC-V CPU for OpenFPGAs, in Icestudio☆98Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆58Updated 2 years ago
- Virtual Development Board☆64Updated 4 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- CoreScore☆171Updated 2 months ago
- SoC based on VexRiscv and ICE40 UP5K☆161Updated 10 months ago
- VHDL library 4 FPGAs☆185Updated last week
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆155Updated 4 years ago
- FuseSoC standard core library☆151Updated last month
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated 2 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆88Updated this week
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 8 months ago
- Ultimate ECP5 development board☆115Updated 6 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated 2 weeks ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- Board definitions for Amaranth HDL☆122Updated 5 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- CMod-S6 SoC☆45Updated 8 years ago