chriz2600 / quartus-lite
Quartus Lite docker
☆39Updated 4 years ago
Alternatives and similar repositories for quartus-lite:
Users that are interested in quartus-lite are comparing it to the libraries listed below
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Homebrew formulae for building FPGA bitstreams with open-source tools.☆56Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- Wishbone interconnect utilities☆38Updated 2 weeks ago
- Portable HyperRAM controller☆53Updated 2 months ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆30Updated 8 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆27Updated 2 months ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 7 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago