chriz2600 / quartus-liteLinks
Quartus Lite docker
☆39Updated 4 years ago
Alternatives and similar repositories for quartus-lite
Users that are interested in quartus-lite are comparing it to the libraries listed below
Sorting:
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Portable HyperRAM controller☆56Updated 8 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Tools for FPGA development.☆48Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 5 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆99Updated last year
- Intel Quartus Prime Synthesis Engine for Docker☆51Updated last year
- HDMI core in Chisel HDL☆51Updated last year
- Test for video output using the ADV7513 chip on a de10 nano board☆52Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- ☆53Updated 3 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆18Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Cyclone V bitstream reverse-engineering project