chriz2600 / quartus-liteLinks
Quartus Lite docker
☆38Updated 5 years ago
Alternatives and similar repositories for quartus-lite
Users that are interested in quartus-lite are comparing it to the libraries listed below
Sorting:
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 weeks ago
- Portable HyperRAM controller☆63Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- A FPGA core for a simple SDRAM controller.☆122Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Tools for FPGA development.☆49Updated 6 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆43Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆32Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- Intel Quartus Prime Synthesis Engine for Docker☆53Updated last year
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆42Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated 2 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Updated 3 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- ☆76Updated 3 weeks ago
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- A complete HDMI transmitter implementation in VHDL☆21Updated 7 months ago
- ☆139Updated 3 weeks ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Updated 2 months ago
- DVI video out example for prjtrellis☆17Updated 7 years ago