chriz2600 / quartus-lite
Quartus Lite docker
☆38Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for quartus-lite
- Portable HyperRAM controller☆48Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆94Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Tools for FPGA development.☆44Updated last year
- Wishbone interconnect utilities☆37Updated 5 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆22Updated 4 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆60Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- ☆12Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆104Updated 3 months ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago