chriz2600 / quartus-liteLinks
Quartus Lite docker
☆39Updated 4 years ago
Alternatives and similar repositories for quartus-lite
Users that are interested in quartus-lite are comparing it to the libraries listed below
Sorting:
- Miscellaneous ULX3S examples (advanced)☆78Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Portable HyperRAM controller☆55Updated 6 months ago
- Intel Quartus Prime Synthesis Engine for Docker☆49Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆29Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- ☆33Updated last year
- A wishbone controlled scope for FPGA's☆82Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Tools for FPGA development.☆45Updated this week
- ☆51Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆54Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago