britovski / adder
Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://github.com/staydh/adder
☆10Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for adder
- A padring generator for ASICs☆22Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- Virtual development board for HDL design☆39Updated last year
- ☆32Updated last year
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆21Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆42Updated this week
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- ☆14Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated 8 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆19Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- Benchmarks for Yosys development☆21Updated 4 years ago
- Generate symbols from HDL components/modules☆20Updated last year
- USB 1.1 Device IP Core☆18Updated 7 years ago
- USB virtual model in C++ for Verilog☆28Updated 3 weeks ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 3 months ago
- Small footprint and configurable SPI core☆39Updated last week
- ☆12Updated 3 years ago
- A SoC for DOOM☆16Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆11Updated 3 years ago
- SAR ADC on tiny tapeout☆34Updated this week
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated last year
- Triple Modular Redundancy☆23Updated 5 years ago