britovski / adder

Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://github.com/staydh/adder
10Updated 3 years ago

Related projects

Alternatives and complementary repositories for adder