britovski / adderLinks
Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://github.com/staydh/adder
☆11Updated 3 years ago
Alternatives and similar repositories for adder
Users that are interested in adder are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- ☆33Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ☆15Updated 3 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Demo board for TT4 and beyond☆21Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open Source AES☆31Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ☆14Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Library of FPGA architectures☆21Updated 2 months ago