britovski / adder
Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://github.com/staydh/adder
☆11Updated 3 years ago
Alternatives and similar repositories for adder:
Users that are interested in adder are comparing it to the libraries listed below
- A padring generator for ASICs☆25Updated last year
- Virtual development board for HDL design☆41Updated last year
- IRSIM switch-level simulator for digital circuits☆32Updated 10 months ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆43Updated last week
- ☆33Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆15Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Generate symbols from HDL components/modules☆20Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- RISC-V System on Chip Builder☆11Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆10Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Open Source AES☆31Updated 11 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆17Updated 3 years ago
- Demo board for TT4 and beyond☆20Updated last month