lawrie / ulx3s_retroLinks
Retro computing on the Ulx3s ECP5 FPGA board
☆24Updated 3 years ago
Alternatives and similar repositories for ulx3s_retro
Users that are interested in ulx3s_retro are comparing it to the libraries listed below
Sorting:
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 weeks ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- ☆26Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- DVI PMOD adapter (HDMI connector)☆29Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- CRUVI Standard Specifications☆19Updated last year