lawrie / ulx3s_retro
Retro computing on the Ulx3s ECP5 FPGA board
☆24Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ulx3s_retro
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- DVI PMOD adapter (HDMI connector)☆28Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Misc iCE40 specific cores☆14Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- VGA-compatible text mode functionality☆13Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- ☆25Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- PMOD boards for ULX3S☆40Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Simplified environment for litex☆13Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆26Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year