Generator for CRC HDL code (VHDL, Verilog, MyHDL)
☆48Sep 6, 2026Updated last month
Alternatives and similar repositories for crcgen
Users that are interested in crcgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- QEMU mirror with Cortex-Mx additions☆11Apr 18, 2015Updated 11 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Oct 5, 2026Updated 3 weeks ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 4 years ago
- Hardware Description Language Translator☆19Oct 20, 2026Updated last week
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- FPGA-based SATA-DMA Host Controller☆36Nov 20, 2025Updated 11 months ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15May 23, 2018Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 3 months ago
- PROGRAM_FTDI 是一个用于设置和管理 基于 FT232/FT2232/FT4232 的 Xilinx JTAG 设备的序列号信息 Windows Forms 应用程序☆20Nov 27, 2024Updated last year
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- DirtyJTAG v2 + CDC-ACM UART firmware for Tang Nano 20K BL616☆16Mar 2, 2026Updated 8 months ago
- ☆12Oct 18, 2024Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- CMSIS SVD editor☆15Mar 14, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- ☆10Oct 19, 2024Updated 2 years ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆15Feb 5, 2026Updated 8 months ago
- 实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块☆12Sep 12, 2023Updated 3 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated last year
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago