Generator for CRC HDL code (VHDL, Verilog, MyHDL)
โ44Oct 13, 2023Updated 2 years ago
Alternatives and similar repositories for crcgen
Users that are interested in crcgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware CD/CI and Development Containers ๐ขโ11Jul 20, 2022Updated 3 years ago
- Xilinx IP repositoryโ13May 5, 2018Updated 7 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).โ11Nov 2, 2020Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilogโ15Apr 11, 2019Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulationโ15Jan 22, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI โข AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- USB -> AXI Debug Bridgeโ43Jun 5, 2021Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializingโ18Jan 3, 2019Updated 7 years ago
- Hardware Description Language Translatorโ18Feb 28, 2026Updated 3 weeks ago
- Verilog IP Cores & Testsโ13May 3, 2018Updated 7 years ago
- โ12Jul 20, 2022Updated 3 years ago
- Standalone SDR experiment using multicore MCU - FM versionโ17Apr 14, 2018Updated 7 years ago
- IP Catalog for Raptor.โ18Dec 6, 2024Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sourcesโ64Updated this week
- OscillatorIMP ecosystem FPGA IP sourcesโ27Feb 22, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient โข AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interโฆโ18Aug 28, 2019Updated 6 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLSโ14Feb 2, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IPโ17Feb 9, 2026Updated last month
- VEXTPROJ - the version control friendly system for creation of Vivado projectsโ13Oct 25, 2025Updated 5 months ago
- FPGA Based GPS Synchronized Clockโ10May 7, 2021Updated 4 years ago
- APB Logicโ24Feb 24, 2026Updated last month
- AXI4-Compatible Verilog Cores, along with some helper modules.โ17Mar 14, 2020Updated 6 years ago
- Simple single-port AXI memory interfaceโ49Jun 7, 2024Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in pythonโ11Sep 23, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient โข AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .โฆโ10Nov 19, 2019Updated 6 years ago
- this repository is a project about iic master, created by gyj in second half of 2017โ18Jun 30, 2018Updated 7 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensourceโฆโ61Feb 28, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)โ201Mar 6, 2026Updated 2 weeks ago
- Lightweight UART core in VHDLโ14Jan 18, 2025Updated last year
- โ34Feb 17, 2026Updated last month
- Very simple Cortex-M1 SoC design based on ARM DesignStartโ17Jan 25, 2022Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translatorโ41Nov 12, 2025Updated 4 months ago
- ๆๅฐๅ็ฎๆณๅฎ็ฐโ10Jul 12, 2020Updated 5 years ago
- NordVPN Special Discount Offer โข AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHYโ31Dec 31, 2022Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process imageโ25Feb 13, 2020Updated 6 years ago
- โ15Jun 24, 2025Updated 9 months ago
- Chisel library for Unum Type-III Posit Arithmeticโ45Apr 2, 2025Updated 11 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pytโฆโ28Feb 16, 2026Updated last month
- A user-space port of the altera-stapl driver from the linux kernelโ14Jan 10, 2023Updated 3 years ago
- IP Cores that can be used within Vivadoโ27May 18, 2021Updated 4 years ago