mbuesch / crcgen
Generator for CRC HDL code (VHDL, Verilog, MyHDL)
☆33Updated last year
Alternatives and similar repositories for crcgen:
Users that are interested in crcgen are comparing it to the libraries listed below
- UART -> AXI Bridge☆60Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- Ethernet interface modules for Cocotb☆60Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- ☆21Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆62Updated 5 months ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- UART models for cocotb☆26Updated 2 years ago
- ☆25Updated 3 years ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Verilog SPI master and slave☆51Updated 9 years ago
- AHB3-Lite Interconnect☆86Updated 10 months ago
- ☆26Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- I2C models for cocotb☆31Updated last week
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- ☆56Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago