Generator for CRC HDL code (VHDL, Verilog, MyHDL)
☆45Oct 13, 2023Updated 2 years ago
Alternatives and similar repositories for crcgen
Users that are interested in crcgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆19Jan 3, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Hardware Description Language Translator☆19Updated this week
- ☆12Jul 20, 2022Updated 3 years ago
- Standalone SDR experiment using multicore MCU - FM version☆17Apr 14, 2018Updated 8 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆76May 18, 2026Updated last week
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 3 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 months ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 7 months ago
- APB Logic☆26May 16, 2026Updated last week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- Read only mirror of SVN ChibiOS repository. Official forum http://forum.chibios.org Bugtracker http://sourceforge.net/projects/chibios☆17Sep 2, 2019Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆10May 20, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212May 18, 2026Updated last week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆69May 18, 2026Updated last week
- ☆35Apr 28, 2026Updated 3 weeks ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 6 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Jun 24, 2025Updated 11 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆46Apr 2, 2025Updated last year
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 3 months ago
- Verilog wishbone components☆128Jan 5, 2024Updated 2 years ago