Generator for CRC HDL code (VHDL, Verilog, MyHDL)
☆46Oct 13, 2023Updated 2 years ago
Alternatives and similar repositories for crcgen
Users that are interested in crcgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- ☆16May 6, 2026Updated 2 months ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- From datasheet (pdf) to SVD... to then be fed into svd2rust☆10May 26, 2022Updated 4 years ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- FPGA-based SATA-DMA Host Controller☆32Nov 20, 2025Updated 8 months ago
- PROGRAM_FTDI 是一个用于设置和管理 基于 FT232/FT2232/FT4232 的 Xilinx JTAG 设备的序列号信息 Windows Forms 应用程序☆17Nov 27, 2024Updated last year
- ☆12Jul 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆15May 23, 2018Updated 8 years ago
- Standalone SDR experiment using multicore MCU - FM version☆17Apr 14, 2018Updated 8 years ago
- ☆11Oct 18, 2024Updated last year
- Collection of pinout diagrams for popular microcontroller development boards and LoRa development boards.☆19Apr 26, 2023Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CMSIS SVD editor☆15Mar 14, 2020Updated 6 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 9 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Read only mirror of SVN ChibiOS repository. Official forum http://forum.chibios.org Bugtracker http://sourceforge.net/projects/chibios☆18Sep 2, 2019Updated 6 years ago
- Simple single-port AXI memory interface☆50Jun 7, 2024Updated 2 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated last month
- ☆15Jun 24, 2025Updated last year
- ☆36Updated this week
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆79Updated this week