Generator for CRC HDL code (VHDL, Verilog, MyHDL)
โ46Oct 13, 2023Updated 2 years ago
Alternatives and similar repositories for crcgen
Users that are interested in crcgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware CD/CI and Development Containers ๐ขโ11Jul 20, 2022Updated 3 years ago
- Xilinx IP repositoryโ13May 5, 2018Updated 8 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).โ11Nov 2, 2020Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilogโ15Apr 11, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulationโ15Jan 22, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits โข AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- USB -> AXI Debug Bridgeโ45Jun 5, 2021Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializingโ20Jan 3, 2019Updated 7 years ago
- Hardware Description Language Translatorโ19Jun 9, 2026Updated 3 weeks ago
- โ12Jul 20, 2022Updated 3 years ago
- Verilog IP Cores & Testsโ13May 3, 2018Updated 8 years ago
- IP Catalog for Raptor.โ18Dec 6, 2024Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sourcesโ123Updated this week
- OscillatorIMP ecosystem FPGA IP sourcesโ28Feb 22, 2026Updated 4 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream interโฆโ18Aug 28, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer โข AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A C++ template library for FPGAs on top of Xilinx Vivado HLSโ14Feb 2, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IPโ17Feb 9, 2026Updated 4 months ago
- FPGA Based GPS Synchronized Clockโ10May 7, 2021Updated 5 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projectsโ13Oct 25, 2025Updated 8 months ago
- APB Logicโ26Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.โ17Mar 14, 2020Updated 6 years ago
- Simple single-port AXI memory interfaceโ50Jun 7, 2024Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in pythonโ12Sep 23, 2022Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .โฆโ10Nov 19, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean โข AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Read only mirror of SVN ChibiOS repository. Official forum http://forum.chibios.org Bugtracker http://sourceforge.net/projects/chibiosโ17Sep 2, 2019Updated 6 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4โ11Jun 19, 2026Updated 2 weeks ago
- Lightweight UART core in VHDLโ14Jan 18, 2025Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensourceโฆโ79Jun 24, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)โ222Jun 26, 2026Updated last week
- โ35Jun 26, 2026Updated last week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translatorโ41Nov 12, 2025Updated 7 months ago
- this repository is a project about iic master, created by gyj in second half of 2017โ18Jun 30, 2018Updated 8 years ago
- ๆๅฐๅ็ฎๆณๅฎ็ฐโ10Jul 12, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer โข AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHYโ33Dec 31, 2022Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process imageโ25Feb 13, 2020Updated 6 years ago
- โ15Jun 24, 2025Updated last year
- Chisel library for Unum Type-III Posit Arithmeticโ46Apr 2, 2025Updated last year
- A user-space port of the altera-stapl driver from the linux kernelโ14Jan 10, 2023Updated 3 years ago
- IP Cores that can be used within Vivadoโ27May 18, 2021Updated 5 years ago
- A Vivado HLS Command Line Helper Toolโ36Oct 6, 2021Updated 4 years ago