fastmachinelearning / qonnx_model_zooLinks
Model zoo for the Quantized ONNX (QONNX) model format
☆12Updated 3 weeks ago
Alternatives and similar repositories for qonnx_model_zoo
Users that are interested in qonnx_model_zoo are comparing it to the libraries listed below
Sorting:
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆10Updated 10 months ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆149Updated 3 weeks ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆14Updated this week
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆14Updated 3 years ago
- The Riallto Open Source Project from AMD☆81Updated 3 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Open Source Compiler Framework using ONNX as Frontend and IR☆32Updated 2 years ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆15Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆30Updated 8 months ago
- ☆37Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆82Updated 5 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- ☆19Updated 2 weeks ago
- ☆15Updated last week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆26Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated 10 months ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆26Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆19Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Updated last month
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆21Updated 5 months ago