fastmachinelearning / qonnx_model_zoo
Model zoo for the Quantized ONNX (QONNX) model format
☆12Updated last month
Alternatives and similar repositories for qonnx_model_zoo:
Users that are interested in qonnx_model_zoo are comparing it to the libraries listed below
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆10Updated 7 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆28Updated 4 months ago
- ☆20Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆10Updated 3 months ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆14Updated last year
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- The Riallto Open Source Project from AMD☆75Updated 4 months ago
- A Deep Learning Framework for the Posit Number System☆27Updated 7 months ago
- ☆13Updated last week
- Torch2Chip (MLSys, 2024)☆51Updated last week
- ☆37Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆20Updated 2 years ago
- ☆1Updated 4 years ago
- ☆57Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 4 months ago
- ☆33Updated 6 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆52Updated last week
- ☆12Updated 3 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆20Updated 2 years ago
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆143Updated last week