wzv — record now, get waveforms later
☆25Aug 29, 2026Updated 2 months ago
Alternatives and similar repositories for wzv
Users that are interested in wzv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental open-source LiteX SoC for GameBub Rev4: VexRiscv, LCD and ESP32 overlay, SRAM/SDRAM, audio and vibration testers. Migen/Lite…☆20Oct 21, 2026Updated 3 weeks ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆18Aug 13, 2018Updated 8 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- ☆15Oct 2, 2023Updated 3 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Oct 26, 2026Updated 2 weeks ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- A standalone, FP4-quantized General Matrix Multiply (GEMM) core, from RTL through synthesis and full place-and-route in the OpenLane 2 fl…☆11May 22, 2026Updated 5 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Ride the Wellen! 🌊☆17Aug 27, 2026Updated 2 months ago
- ☆14Sep 17, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆17Oct 26, 2026Updated 2 weeks ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆128Updated this week
- Siglent SDS1x0xX-E FPGA bitstreams☆50Dec 24, 2024Updated last year
- LiteX-based gateware for LimeSDR boards.☆23Nov 4, 2026Updated last week
- White Rabbit time and frequency transfer on the Artix7 of the Acorn CLE125☆12Oct 26, 2026Updated 2 weeks ago
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 14 years ago
- A simple GUI to tie together FPGA synthesis, place and route, timing analysis, layout vs schematic and bitstreams☆23Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 9 months ago
- Control and status register code generator toolchain☆228Oct 26, 2026Updated 2 weeks ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- Test dashboard for verification features in Verilator☆36Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Generate bitstream from FPGA assembly.☆30Nov 4, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- LiteX development baseboards arround the SQRL Acorn.☆80Oct 19, 2026Updated 3 weeks ago
- WAL enables programmable waveform analysis.☆189Sep 22, 2026Updated last month
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆140Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆77Sep 22, 2026Updated last month
- Equivalence checking with Yosys☆68Oct 27, 2026Updated 2 weeks ago
Are these results useful?