Alternatives and similar repositories for rust-verilog

Users that are interested in rust-verilog are comparing it to the libraries listed below

• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 5 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 3 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated 11 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated last week
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 9 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated last week
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆28Updated last week
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• clairexen / picorv
  PicoRV
  ☆43Updated 5 years ago
• tcr / hoodlum
  A nicer HDL.
  ☆98Updated 8 years ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 9 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆76Updated this week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆151Updated last month
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 3 years ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆19Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• BSVLang / Main
  Main page
  ☆128Updated 5 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆168Updated this week
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆99Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 10 months ago