Alternatives and similar repositories for rust-verilog

Users that are interested in rust-verilog are comparing it to the libraries listed below

• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆104Updated 2 weeks ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 6 months ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 10 months ago
• ArcaneNibble / KinglerPAR
  Next-Generation FPGA Place-and-Route
  ☆10Updated 7 years ago
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆30Updated last month
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 4 months ago
• phanrahan / mantle
  mantle library
  ☆44Updated 3 years ago
• clairexen / picorv
  PicoRV
  ☆43Updated 5 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• pepijndevos / rust-litex-hal
  A Rust embedded HAL crate for LiteX cores
  ☆31Updated this week
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 3 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated last month
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Updated 5 years ago
• ikwzm / fclkcfg
  FPGA Clock Configuration Device Driver for Linux
  ☆31Updated last month
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆93Updated last month
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 3 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago