Alternatives and similar repositories for rust-verilog:

Users that are interested in rust-verilog are comparing it to the libraries listed below

• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆42Updated 11 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆34Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆43Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• tcr / hoodlum
  A nicer HDL.
  ☆97Updated 7 years ago
• SmithsDigitalForge / rust-hdl
  ☆30Updated 2 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆73Updated 2 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated 2 years ago
• rust-embedded / itm
  Tool to parse and dump ITM packets
  ☆27Updated 3 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆136Updated last year
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated last week
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 3 weeks ago
• clairexen / picorv
  PicoRV
  ☆44Updated 4 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 4 months ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆35Updated 2 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆10Updated 2 years ago
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆36Updated 5 years ago
• probe-rs / probe-rs-rtt
  Library for interfacing with the RTT (Real-Time Transfer) debugging protocol over probe-rs
  ☆23Updated 3 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆30Updated 3 months ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 3 months ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago