Verilog parsing and generator crate.
☆22Apr 16, 2020Updated 6 years ago
Alternatives and similar repositories for rust-verilog
Users that are interested in rust-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- egraph <-> json☆17Dec 29, 2025Updated 8 months ago
- A simple library to use Rust's type system to handle endianness.☆18Jan 30, 2026Updated 7 months ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆30Jan 18, 2023Updated 3 years ago
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- A fresh look at embedded Rust development☆35May 5, 2021Updated 5 years ago
- My notes for getting ROS2 running on raspberry pi zero w☆12Aug 10, 2018Updated 8 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- ☆11Jun 3, 2020Updated 6 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Low level API definition of a Mutex☆26Jul 29, 2025Updated last year
- Raspberry Pi cluster with OpenMPI☆14May 13, 2017Updated 9 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- ☆24Feb 15, 2013Updated 13 years ago
- libCircuit is a C++ Library for EDA software development☆19Sep 27, 2018Updated 7 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Sample using Rust on Azure Sphere with Networking and Multi-Threading☆12Dec 8, 2020Updated 5 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆14Jun 5, 2020Updated 6 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Rust library for the i.MX RT1062 chip cound in the Teensy 4.0☆10Sep 10, 2019Updated 7 years ago
- A procedural macro for compile time UTF-16 strings☆19Jun 28, 2024Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- ☆19Jun 30, 2015Updated 11 years ago
- GNU Radio blocks for RTTY and PSK31☆28Feb 23, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Basic integration of truffle and React front-end based on the create-react-app without resorting to the 'reject' mode.☆13Sep 6, 2018Updated 8 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Utility for reusing memory☆53Nov 23, 2019Updated 6 years ago
- DEPRECATED - Rust bindings for CoreText.☆19Feb 7, 2018Updated 8 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 9 months ago