tcr / rust-verilog

Related projects: ⓘ

• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆40Updated 6 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆36Updated 10 months ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆39Updated 3 weeks ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆36Updated 4 years ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 3 months ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 2 years ago
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• tcr / hoodlum
  A nicer HDL.
  ☆96Updated 7 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆65Updated last week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆27Updated last month
• stephank / rvsim
  A RISC-V simulator implementing RV32G[C].
  ☆34Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆19Updated 9 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 11 months ago
• SmithsDigitalForge / rust-hdl
  ☆29Updated last year
• riscv-rust / riscv-crates
  A workspace for hacking on riscv crates
  ☆13Updated 5 years ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• ekiwi / fst-native
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆13Updated 4 months ago
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆25Updated 3 weeks ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆16Updated 2 weeks ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆24Updated 4 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆39Updated 2 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆130Updated last year
• stefanpie / sa-placer
  ☆14Updated 6 months ago
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆77Updated 9 months ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 11 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆26Updated last week
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆36Updated 5 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆41Updated 6 months ago