tcr / rust-verilogLinks
Verilog parsing and generator crate.
☆21Updated 5 years ago
Alternatives and similar repositories for rust-verilog
Users that are interested in rust-verilog are comparing it to the libraries listed below
Sorting:
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Verilator Porcelain☆49Updated last year
- An HDL embedded in Rust.☆200Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆89Updated last month
- A hardware compiler based on LLHD and CIRCT☆262Updated 3 months ago
- The LLHD reference simulator.☆39Updated 5 years ago
- Logic circuit analysis and optimization☆42Updated last month
- A SystemVerilog language server based on the Slang parser and library.☆36Updated last week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Verilog AST☆21Updated last year
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- A Verilog Filelist parser in Rust☆11Updated 3 years ago
- A simple digital waveform viewer with vi-like key bindings.☆141Updated 6 months ago
- chipy hdl☆17Updated 7 years ago
- mantle library☆44Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆89Updated 2 weeks ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- ☆56Updated 3 years ago
- Fast PnR toolchain for CGRA☆18Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- ☆23Updated 4 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 2 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Integrated Circuit Layout☆54Updated 7 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Debuggable hardware generator☆70Updated 2 years ago