Alternatives and similar repositories for rust-verilog

Users that are interested in rust-verilog are comparing it to the libraries listed below

• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆45Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆106Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• dalance / sdcx
  ☆21Updated last week
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 11 months ago
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 7 months ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated last week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆100Updated 2 weeks ago
• clairexen / picorv
  PicoRV
  ☆43Updated 5 years ago
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆34Updated 2 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆24Updated 3 years ago
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆27Updated 3 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated this week
• bogdanvuk / sydpy
  System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…
  ☆12Updated 9 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆91Updated last week
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆18Updated 9 months ago
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆39Updated 4 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 3 years ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 11 months ago