Verilog parsing and generator crate.
☆22Apr 16, 2020Updated 6 years ago
Alternatives and similar repositories for rust-verilog
Users that are interested in rust-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple library to use Rust's type system to handle endianness.☆18Jan 30, 2026Updated 5 months ago
- egraph <-> json☆17Dec 29, 2025Updated 6 months ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- ☆30Jan 18, 2023Updated 3 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- A fresh look at embedded Rust development☆35May 5, 2021Updated 5 years ago
- My personal NixOS configs☆13May 21, 2026Updated last month
- A Rust library for high performance directory walking using libc fts.☆18Dec 12, 2023Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Low level API definition of a Mutex☆26Jul 29, 2025Updated 11 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- ☆24Feb 15, 2013Updated 13 years ago
- Implements embedded-hal traits by bitbanging☆50Aug 18, 2024Updated last year
- Optimize any image by chroma subsampling and optimized huffman coding in Python. Basically, using JPEG algorithm!☆18Jan 31, 2026Updated 5 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆13Jun 5, 2020Updated 6 years ago
- Lightweight, event-driven WebSockets for Rust.☆14Oct 28, 2021Updated 4 years ago
- Rust library for the i.MX RT1062 chip cound in the Teensy 4.0☆10Sep 10, 2019Updated 6 years ago
- A procedural macro for compile time UTF-16 strings☆19Jun 28, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- LLVM, clang, ninja, dyld and others.☆44Feb 23, 2020Updated 6 years ago
- Tkinter Rapid Application Development (RAD) library - Tkinter XML widget building☆10Oct 1, 2020Updated 5 years ago
- Bootstrapper repo for organizing Rust NYC Meetups☆14Jun 15, 2019Updated 7 years ago
- Python decorator to assert types hints for python functions☆11May 13, 2018Updated 8 years ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 9 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Basic integration of truffle and React front-end based on the create-react-app without resorting to the 'reject' mode.☆13Sep 6, 2018Updated 7 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- CDCL SAT solver written in Rust. Work in progress. The basics are working, but there are lots of changes ahead, including API and CLI bre…☆10May 19, 2022Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 6 months ago
- Smash provides a collection of non-cryptographic hashes for .NET☆20Mar 17, 2024Updated 2 years ago