tcr / rust-verilog
Verilog parsing and generator crate.
☆21Updated 5 years ago
Alternatives and similar repositories for rust-verilog:
Users that are interested in rust-verilog are comparing it to the libraries listed below
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- The LLHD reference simulator.☆37Updated 4 years ago
- Verilog AST☆21Updated last year
- Verilator Porcelain☆48Updated last year
- chipy hdl☆17Updated 7 years ago
- A nicer HDL.☆96Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆17Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 7 months ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated 3 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- A RISC-V simulator implementing RV32G[C].☆35Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆59Updated this week
- A reimplementation of a tiny stack CPU☆82Updated last year
- ☆55Updated 2 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆30Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated last month
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 3 months ago
- RISC-V Configuration Structure☆38Updated 5 months ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A simple digital waveform viewer with vi-like key bindings.☆140Updated last month
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆42Updated 3 weeks ago
- Verilog generation tool written in Rust☆58Updated last year
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago