Verilog parsing and generator crate.
☆22Apr 16, 2020Updated 6 years ago
Alternatives and similar repositories for rust-verilog
Users that are interested in rust-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple library to use Rust's type system to handle endianness.☆18Jan 30, 2026Updated 5 months ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆30Jan 18, 2023Updated 3 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jun 29, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 3 years ago
- A fresh look at embedded Rust development☆35May 5, 2021Updated 5 years ago
- My personal NixOS configs☆13May 21, 2026Updated 2 months ago
- A Rust library for high performance directory walking using libc fts.☆18Dec 12, 2023Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆11Jun 3, 2020Updated 6 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Low level API definition of a Mutex☆26Jul 29, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Raspberry Pi cluster with OpenMPI☆14May 13, 2017Updated 9 years ago
- A brief introduction to Fractal: Software Defined Hardware☆15Dec 18, 2018Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Quick Python to scan Model 100 keyboard and send chars to uinput☆14Jul 17, 2017Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆14Jan 29, 2021Updated 5 years ago
- libCircuit is a C++ Library for EDA software development☆18Sep 27, 2018Updated 7 years ago
- Optimize any image by chroma subsampling and optimized huffman coding in Python. Basically, using JPEG algorithm!☆18Jan 31, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An alternative to the Arduino IDE's bulding/uploading, using a gnu-make.☆13May 7, 2011Updated 15 years ago
- pts-xcom: DOS COM encoder for the Universal ASCII message☆15Aug 4, 2020Updated 5 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Digital modem program for hamradio operators☆15Mar 5, 2011Updated 15 years ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 10 years ago
- Sample using Rust on Azure Sphere with Networking and Multi-Threading☆12Dec 8, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Rust library for the i.MX RT1062 chip cound in the Teensy 4.0☆10Sep 10, 2019Updated 6 years ago
- A procedural macro for compile time UTF-16 strings☆19Jun 28, 2024Updated 2 years ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Tyre Pressure Monitoring System code for RfCat☆18May 27, 2016Updated 10 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago