evanlissoos / OISCLinks
One Instruction Set Computer
☆12Updated 8 years ago
Alternatives and similar repositories for OISC
Users that are interested in OISC are comparing it to the libraries listed below
Sorting:
- Bare metal RISC-V hello world in C☆20Updated 6 years ago
- Verilog implementation of pipelined cpu☆12Updated 4 years ago
- The SiFive wake build tool☆91Updated this week
- A Basic C++ RISC-V Emulator☆18Updated 4 years ago
- TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples☆64Updated last year
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last month
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- ☆43Updated last month
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆57Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- ☆147Updated last year
- riscv-linux musl gcc toolchain bootstrap scripts☆17Updated 4 years ago
- ⌨️ RISC-V NS16550A UART driver☆11Updated 4 years ago
- Generic Register Interface (contains various adapters)☆128Updated last month
- RISC-V emulator in python☆60Updated last year
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- A C++ to Verilog translation tool with some basic guarantees that your code will work.☆173Updated 7 months ago
- Synthesize Verilog to Minecraft redstone☆17Updated 10 months ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- CORE-V Family of RISC-V Cores☆297Updated 7 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 4 months ago
- Ariane is a 6-stage RISC-V CPU☆144Updated 5 years ago
- Tiny Tapeout 06☆13Updated this week