Alternatives and similar repositories for OISC

Users that are interested in OISC are comparing it to the libraries listed below

• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆20Updated 6 years ago
• seunghyukcho / pipelined-cpu-verilog
  Verilog implementation of pipelined cpu
  ☆12Updated 4 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• IdanHo / RISCVEmu
  A Basic C++ RISC-V Emulator
  ☆18Updated 4 years ago
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆64Updated last year
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated last week
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆162Updated 5 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆86Updated last year
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆23Updated last year
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆145Updated last month
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• msyksphinz-self / riscv-isadoc
  ☆43Updated last month
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆57Updated 2 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆150Updated 10 months ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆74Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• michaeljclark / musl-riscv-toolchain
  riscv-linux musl gcc toolchain bootstrap scripts
  ☆17Updated 4 years ago
• safinsingh / ns16550a
  ⌨️ RISC-V NS16550A UART driver
  ☆11Updated 4 years ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆128Updated last month
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆60Updated last year
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 2 years ago
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆173Updated 7 months ago
• Kenny2github / V2MC
  Synthesize Verilog to Minecraft redstone
  ☆17Updated 10 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆297Updated 7 months ago
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆97Updated 4 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆144Updated 5 years ago
• TinyTapeout / tinytapeout-06
  Tiny Tapeout 06
  ☆13Updated this week