OpenRISC processor IP core based on Tomasulo algorithm
☆17Feb 18, 2022Updated 4 years ago
Alternatives and similar repositories for or1k_marocchino
Users that are interested in or1k_marocchino are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Car Diagnostics Software compatible with ELM327 OBD usb device☆11May 10, 2025Updated last year
- OpenRISC processor IP core based on Tomasulo algorithm☆37Feb 18, 2022Updated 4 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Superscalar OoO RISC-V CPU, marchid: 50 (0x32), RVA22S64/RVI20U32.☆24Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- Window fonts for repo Thesis-Template-Bookdown☆18Sep 8, 2019Updated 7 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- ☆10Apr 19, 2014Updated 12 years ago
- verilog 实现的 RISC-V 流水线处理器☆10Jul 15, 2022Updated 4 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Clone of the MS-DOS DEBUG command☆21Sep 28, 2015Updated 11 years ago
- Banker's Algorithm Multithreaded Implementation - Operating System Assignment☆12May 7, 2024Updated 2 years ago
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆95Oct 14, 2020Updated 6 years ago
- Tiny library for making c++ imgui-based apps (web & native)☆16Jul 19, 2023Updated 3 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated 2 months ago
- Readings in Computer Architectures☆17Apr 27, 2026Updated 6 months ago
- Processor support packages☆23Feb 2, 2021Updated 5 years ago
- Markov Chain Monte Carlo binary network optimization☆12Dec 16, 2021Updated 4 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- about yacc, lex, LL(1), LR, first set, follow set, predict set ...☆20Jun 6, 2016Updated 10 years ago
- A vectorized software rasterization pipeline optimized for rendering a sparse set of pixels with 16x MSAA.☆16Feb 15, 2017Updated 9 years ago
- Excel file to UVM register model ralf file conversion tool☆14May 10, 2025Updated last year
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆17Nov 30, 2022Updated 3 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Digital Waveform Viewer☆17Jul 11, 2026Updated 3 months ago
- ☆13Aug 22, 2022Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago