Hog (HDL-on-git) is an open-source tool to manage FPGA projects on git
☆84Sep 28, 2026Updated last week
Alternatives and similar repositories for Hog
Users that are interested in Hog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Open Logic FPGA Standard Library☆1,020Oct 1, 2026Updated last week
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Sep 24, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆42Feb 24, 2025Updated last year
- ☆21Jun 16, 2026Updated 3 months ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- ☆15Aug 19, 2025Updated last year
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆17Apr 29, 2020Updated 6 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- nMigen support for Xilinx Zynq devices☆17Nov 5, 2022Updated 3 years ago
- Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.☆38Updated this week
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Smart camera with OV 7670 and Zynq☆52May 17, 2022Updated 4 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Apr 20, 2026Updated 5 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- VUnit GitHub action☆19May 23, 2021Updated 5 years ago
- ☆19Jan 13, 2021Updated 5 years ago
- ☆14Jul 27, 2026Updated 2 months ago
- Parameter system☆13Sep 18, 2026Updated 3 weeks ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- IOC for Rockwell - Allen Bradley PLC. (ControlLogix 5000)☆12Apr 22, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 2 months ago
- Python library to generate XTCE XML☆13Updated this week
- ☆15Sep 13, 2024Updated 2 years ago
- An OpenEmbedded layer for GNSS-SDR☆16Sep 3, 2026Updated last month
- ECE 4551: Computer Architecture☆11Nov 25, 2019Updated 6 years ago
- ERASynth Documentation☆23Feb 27, 2020Updated 6 years ago
- End-to-End Open-Source I2C GPIO Expander☆45Sep 24, 2026Updated 2 weeks ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A small, lightweight web server☆15Jan 21, 2021Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆47Sep 24, 2026Updated 2 weeks ago
- ☆13Jan 24, 2024Updated 2 years ago
- A tool for coherent synchrotron radiation modeling☆12May 20, 2022Updated 4 years ago
- Template application with OTA capability for https://github.com/espressif/esp-idf☆12Sep 7, 2017Updated 9 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- A Full open-source/Full with Python/ interactive course for all who like to know "What are Communication Circuits?" from scratch to basic…☆12Jan 14, 2024Updated 2 years ago