eminfedar / fedar-f1-rv64imLinks
5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.
☆209Updated 4 years ago
Alternatives and similar repositories for fedar-f1-rv64im
Users that are interested in fedar-f1-rv64im are comparing it to the libraries listed below
Sorting:
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆23Updated 2 years ago
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆152Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆107Updated last year
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆15Updated 2 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆34Updated last month
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆14Updated last month
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆52Updated 6 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆26Updated 4 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Updated 2 years ago
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆51Updated 2 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆133Updated 5 years ago
- Repository for Hornet RISC-V Core☆18Updated 2 years ago
- ☆18Updated 2 weeks ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 3 months ago
- https://caravel-user-project.readthedocs.io☆216Updated 6 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆25Updated 7 years ago
- ☆12Updated 5 months ago
- Simple cache design implementation in verilog☆49Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated last week
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆33Updated 3 years ago
- SystemVerilog Tutorial☆166Updated 3 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago