eminfedar / fedar-f1-rv64im
5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.
☆198Updated 3 years ago
Alternatives and similar repositories for fedar-f1-rv64im:
Users that are interested in fedar-f1-rv64im are comparing it to the libraries listed below
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆147Updated last year
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆21Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated last year
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆99Updated 8 months ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆14Updated last year
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆15Updated 2 years ago
- 64-bit RISC-V processor☆14Updated 2 years ago
- This course is given in TOBB ETU for Fall 2022-2023 semester as a second grade lecture. You can find lecture notes and Verilog codes rela…☆48Updated last year
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated last year
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Updated 3 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated 6 months ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆9Updated 2 years ago
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆50Updated 5 years ago
- You can find the documents, assignments and projects of some of the courses given in Electronics and Communication engineering at Istanbu…☆59Updated 7 months ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆13Updated 2 months ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆27Updated this week
- Sistem Programlama Türkçe Kaynak (KTÜ)☆54Updated 4 years ago
- ☆12Updated last year
- Python ile en verimli izin günlerini tespit edin.☆88Updated 3 months ago
- Single Cycle RISC MIPS Processor☆32Updated 3 years ago
- TCDD Bilet Yer Var mı Yok Mu Kontrol Etme☆127Updated 2 years ago
- Pipelined RISC-V CPU☆23Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆122Updated 5 years ago
- TensorFlow ile en temelden başlayarak yapay zeka, makine öğrenmesi uygulaması hazırlama ve kullanıma sunma☆30Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆79Updated last year
- Implementation of RISC-V RV32I☆17Updated 2 years ago
- Temel Git Bilgilerini İçeren Döküman☆106Updated 8 months ago
- 🌐 Kocaeli Üniversitesi 4. Sınıf Bilgisayar Ağları Ders Notları☆41Updated 5 years ago
- Shell çitşit (Türkçe)☆299Updated 3 years ago