RISC-V RV32IM cpu circuit in Logisim Evolution.
☆27Jun 9, 2021Updated 4 years ago
Alternatives and similar repositories for rv32-im-cpu
Users that are interested in rv32-im-cpu are comparing it to the libraries listed below
Sorting:
- ☆37Feb 27, 2026Updated last week
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆19Jun 20, 2023Updated 2 years ago
- ☆17Nov 4, 2024Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- ☆53Jun 8, 2022Updated 3 years ago
- Converts GDSII files to STL files.☆42Dec 12, 2023Updated 2 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Dec 4, 2022Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Submission template for TT02☆25Feb 2, 2023Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆213Jun 5, 2021Updated 4 years ago
- ☆13Aug 7, 2025Updated 7 months ago
- ☆12Feb 15, 2024Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A collection of logic circuits I've built in VCB☆10Aug 5, 2022Updated 3 years ago
- Repository for sample code for an N-tier architecture☆14Jul 8, 2023Updated 2 years ago
- bb0.2 lives here!☆10Apr 15, 2022Updated 3 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.☆13May 20, 2013Updated 12 years ago
- Simple Python/C++ based program made to plot simple digital signal encodings like NRZ-L, NRZ-I, RZ, Bipolar, Manchester and Differential…☆10Dec 6, 2021Updated 4 years ago
- A (very) simple 32-bit RISCV processor with a loaded Pong game to show it off☆11May 10, 2024Updated last year
- ☆12Jun 27, 2022Updated 3 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- https://github.com/lynnpepin/reso made in rust☆15Feb 23, 2022Updated 4 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 11 years ago
- https://shinobichronicles.com☆12Jan 31, 2026Updated last month
- A boilerplate for my TIC-80 projects☆10Apr 9, 2020Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Cornerstone PDK☆16Feb 25, 2026Updated last week