Alternatives and similar repositories for rv32-im-cpu

Users that are interested in rv32-im-cpu are comparing it to the libraries listed below

• eminfedar / fedar-f1-rv64im
  5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.
  ☆206Updated 4 years ago
• mbaykenar / computer-architecture
  This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…
  ☆15Updated last year
• eminfedar / fedar-e1-rv32i
  5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.
  ☆23Updated 2 years ago
• TUTEL-TUBITAK / TEKNOFEST_2023_Cip_Tasarim_Yarismasi
  Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…
  ☆21Updated 2 years ago
• muhammedkocaoglu / mystic_riscv64
  64-bit RISC-V processor
  ☆16Updated 2 years ago
• UCanLinux / riscv64-sample
  Building a busybox based RiscV 64-bit GNU/Linux system from scratch
  ☆51Updated 5 years ago
• mbaykenar / apis_anatolia
  "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.
  ☆103Updated 11 months ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆105Updated last year
• KASIRGA-KIZIL / tekno-kizil
  KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi
  ☆152Updated last year
• koraykarakurt / FPGA-from-Zero-to-Hero
  Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)
  ☆33Updated 2 months ago
• muhammedkocaoglu / SystemVerilog-Tutorials
  SystemVerilog derslerinde yazdığım kodları içermektedir.
  ☆14Updated last year
• pietroglyph / pipelined-rv32i
  A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)
  ☆10Updated last year
• kirbyydoge / kasirga_gok_2023
  Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı
  ☆16Updated 2 years ago
• yusfux / KASIRGA-GUN
  KASIRGA-GUN | RV32IMCX
  ☆12Updated 9 months ago
• mbaykenar / mpw7_yonga_soc
  Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
  ☆17Updated 2 years ago
• pradeepsk13 / vsdsram_sky130_1.8V
  Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node
  ☆14Updated 4 years ago
• ensariskin / 5-Stage-Pipeline-RV32I
  5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set
  ☆10Updated 2 years ago
• ATaylorCEngFIET / Mastering-MicroBlaze
  Slides and lab instructions for the mastering MicroBlaze session
  ☆35Updated 2 years ago
• yrrapt / analogue_design_example
  An example of analogue design using open source IC design tools
  ☆29Updated 3 years ago
• iic-jku / iic-audiodac-v1
  Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.
  ☆34Updated 3 years ago
• freecores / udp_ip_stack
  1G eth UDP / IP Stack
  ☆9Updated 10 years ago
• kirbyydoge / kasirga_2023
  Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı
  ☆12Updated 2 years ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆128Updated 6 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆86Updated 10 months ago
• yavuz650 / RISC-V
  Repository for Hornet RISC-V Core
  ☆18Updated 2 years ago
• freecores / async_8b10b_encoder_decoder
  Async 8b/10b enc/dec
  ☆8Updated 10 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆141Updated 2 years ago
• ultraembedded / core_uriscv
  Another tiny RISC-V implementation
  ☆55Updated 3 years ago
• Marco-Winzker / FPGA-FIR-Filter
  Lecture about FIR filter on an FPGA
  ☆12Updated last year
• efabless / caravel_board
  ☆35Updated 6 months ago