eminfedar / rv32-im-cpu
RISC-V RV32IM cpu circuit in Logisim Evolution.
☆26Updated 3 years ago
Alternatives and similar repositories for rv32-im-cpu:
Users that are interested in rv32-im-cpu are comparing it to the libraries listed below
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆15Updated last year
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆23Updated 2 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆204Updated 3 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆14Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆75Updated last year
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆33Updated 2 weeks ago
- Basic RISC-V Test SoC☆121Updated 6 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆98Updated 10 months ago
- SoC based on VexRiscv and ICE40 UP5K☆156Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆18Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Repository for Hornet RISC-V Core☆18Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆125Updated 5 years ago
- KASIRGA-GUN | RV32IMCX☆12Updated 8 months ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆51Updated 5 years ago
- Delta-sigma audio DAC (16b, 48kHz), intended for tape-out on MPW-5, SKY130 technology.☆32Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- Verilog implementation of a RISC-V core☆114Updated 6 years ago
- Pipelined RISC-V RV32I Core in Verilog☆38Updated 2 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆12Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆85Updated last year
- VHDL Modules☆24Updated 10 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago