Fork of Verilator with prebuilt Ubuntu binaries (https://www.veripool.org/wiki/verilator)
☆24Jun 28, 2022Updated 4 years ago
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Ethernet components for FPGA implementation☆26Jun 26, 2023Updated 3 years ago
- The OpenRISC 1000 architectural simulator☆80Apr 27, 2025Updated last year
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- openai-gym style RL benchmark for interconnection network congestion control study☆17May 12, 2022Updated 4 years ago
- AWS Shell for FireSim☆14Nov 13, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- (This design path has been abandoned.) Containers, Toolchains and other plumbing for CROPS [DEPRECATED]☆14Dec 9, 2018Updated 7 years ago
- Some notes on RISC-V☆37Jul 9, 2017Updated 9 years ago
- Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is a…☆17Aug 21, 2024Updated 2 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆16Apr 28, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13May 22, 2015Updated 11 years ago
- Initial framework source code for CSE240A branch predictor project☆10Nov 30, 2017Updated 8 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Transmission of HDMI Signals over Spartan 6 - XC6SLX45 . Transmission of High-Definition Multimedia Interface (HDMI) and Digital Visual …☆13Feb 13, 2020Updated 6 years ago
- ☆10Jun 11, 2016Updated 10 years ago
- Pre-built ROCm-GDB and GPU Debug SDK binaries☆16Mar 21, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 10 months ago
- 写的快糙猛的课程作业（躺☆11May 2, 2020Updated 6 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Saleae ARM Serial Wire Debug (SWD) Analyzer☆20Oct 23, 2023Updated 2 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- Validation test suite for CMSIS-RTOS2 API implementations using Arm Virtual Hardware (AVH).☆20Updated this week
- 输入wav文件，输出其简谱（较粗糙）☆10Jun 29, 2018Updated 8 years ago
- ☆15Dec 1, 2022Updated 3 years ago
- My Work from The Elements of Computing Systems: Building a Modern Computer from First Principles☆17May 24, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A safe and efficient autonomous driving algorithm. Winner of the 2019 DriveML Huawei Autonomous Vehicles Challenge. Built using RLLib and…☆18Jan 24, 2020Updated 6 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- A compiler for course Compiler 2019☆16Jan 9, 2020Updated 6 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago