Maxwiny/Xilinx-FPGA-OTA external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Maxwiny/Xilinx-FPGA-OTA

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Maxwiny/Xilinx-FPGA-OTA)

Close

Maxwiny / Xilinx-FPGA-OTAView on GitHubMore

• External links
• Readme badge

从上位机采用UART或以太网将位流文件烧写到片外Flash中，利用Xilinx FPGA的Multiboot特性，进行OTA(over the air)在线升级。如升级失败，可以回到原来的位流文件。

☆13Dec 7, 2023Updated 2 years ago

Alternatives and similar repositories for Xilinx-FPGA-OTA

Users that are interested in Xilinx-FPGA-OTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• chinkwo / FPGA-multiboot

  View on GitHub
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆13May 17, 2018Updated 8 years ago
• zda2019 / radar_data_Kmeans

  View on GitHub
  雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…
  ☆21Aug 17, 2023Updated 3 years ago
• ajackevic / ELEC5882

  View on GitHub
  The Design and Implementation of a Pulse Compression Filter on an FPGA.
  ☆37Aug 7, 2021Updated 5 years ago
• Starynight410 / ZYNQ_SARSystem

  View on GitHub
  利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。
  ☆16Feb 27, 2025Updated last year
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆32Nov 9, 2015Updated 10 years ago
• Bare Metal GPUs on DigitalOcean Gradient AI • Ad
  Purpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
• egk696 / an-ethernet-controller

  View on GitHub
  A lightweight Ethernet MAC Controller IP for FPGA prototyping
  ☆14Oct 19, 2020Updated 6 years ago
• LGG1997 / FPGA_TDC_1_0

  View on GitHub
  ☆12Aug 25, 2022Updated 4 years ago
• CY0807 / Ethernet_DDR3_HDMI

  View on GitHub
  将图像数据从以太网传输到DDR3，再传输到HDMI进行显示的vivado例程
  ☆11Feb 6, 2023Updated 3 years ago
• cigtry / FPGA_Image_Processing

  View on GitHub
  基于FPGA的图像处理
  ☆12Sep 20, 2026Updated last month
• hukenovs / adc_configurator

  View on GitHub
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆13Aug 29, 2018Updated 8 years ago
• MrYanYe / NUECSDC_FPGA_National_Competition_Verilog_Skills_Test_V1

  View on GitHub
  全国大学生嵌入式芯片与系统设计竞赛（嵌赛FPGA）FPGA国赛决赛能力测试题（代码测试，考试），现有2019年、2020年、2023年、2024年、2025年的题目。有的是从CSDN上下的，不保证一定是。如果有人看到了，并有其他年份的题目，欢迎补充。
  ☆70Dec 12, 2025Updated 10 months ago
• coralhu123 / KC705-AD9371

  View on GitHub
  The implementation of AD9371 on KC705
  ☆21Jun 10, 2025Updated last year
• PranavGovekar / tdcOnFPGA

  View on GitHub
  Implementation of tappped delay line TDC on FPGA
  ☆16Dec 28, 2022Updated 3 years ago
• alknvl / axis_udp

  View on GitHub
  This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…
  ☆70Mar 15, 2022Updated 4 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• kaito0422 / Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-

  View on GitHub
  给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行
  ☆19Aug 26, 2019Updated 7 years ago
• DrSkyFire / Odyssey

  View on GitHub
  基于FPGA的高性能双通道信号分析与自动测试系统 | 35MSPS双通道采样 | 8192点FFT频谱分析 | 数字锁相放大微弱信号检测 | 自动测试 | HDMI 720p实时显示
  ☆21Nov 20, 2025Updated 11 months ago
• j1s1e1 / VerilogFarrowFilter

  View on GitHub
  Fractional interpolation using a Farrow structure
  ☆10Oct 11, 2023Updated 3 years ago
• alientek-fpga / fpga_cyclone4

  View on GitHub
  正点原子开拓者&新起点FPGA开发板例程
  ☆16Nov 29, 2019Updated 6 years ago
• benbr8 / tdc-fpga

  View on GitHub
  A Time to Digital Converter designed for Xilinx 7-Series FPGAs
  ☆41Jan 21, 2021Updated 5 years ago
• datenlord / blue-crc

  View on GitHub
  A high-throughput, parameterized, parallel crc hardware implementation.
  ☆12Jun 2, 2024Updated 2 years ago
• maojinxiang / FPGA-ANLU-National-First-Prize

  View on GitHub
  2025年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 安路二赛题 国家级一等奖
  ☆57Updated this week
• ICscholar / CNN-FPGA

  View on GitHub
  Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.
  ☆11Dec 9, 2024Updated last year
• UR3IQO / AngeliaLite

  View on GitHub
  A two ADCs HF/50MHz direct sampling SDR transceiver with OpenHPSDR v2 compatible protocol.
  ☆21Apr 28, 2024Updated 2 years ago
• Bare Metal GPUs on DigitalOcean Gradient AI • Ad
  Purpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
• emeb / adsb_cape

  View on GitHub
  ☆13May 15, 2015Updated 11 years ago
• wdxm657 / cpp_practise

  View on GitHub
  ☆14Aug 23, 2023Updated 3 years ago
• AmeerAbdelhadi / Binary-to-BCD-Converter

  View on GitHub
  Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm
  ☆16May 28, 2015Updated 11 years ago
• rainyhello / PCI_E

  View on GitHub
  PCI_Express总线经典书籍
  ☆29May 13, 2022Updated 4 years ago
• redchenjs / clock_data_recovery_max10

  View on GitHub
  Clock Data Recovery | 時鐘數據恢復
  ☆12Aug 9, 2020Updated 6 years ago
• bxinquan / zynqmp_cam_isp_demo_linux

  View on GitHub
  zynqmp_cam_isp_demo linux软件项目
  ☆25Dec 18, 2022Updated 3 years ago
• samy-maxvy / MAXVY_MIPI_I3C_Basic_Master_Controller_IP

  View on GitHub
  It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.
  ☆20Jan 30, 2020Updated 6 years ago
• coltonshane / WAVE-Vivado

  View on GitHub
  HDL and C source for WAVE Zynq Ultrascale+ SoC
  ☆21Nov 16, 2021Updated 4 years ago
• mcjtag / v8b10b

  View on GitHub
  Verilog 8b10b encoder/decoder
  ☆12Mar 11, 2025Updated last year
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• ATaylorCEngFIET / hackster_aup_image

  View on GitHub
  ☆12Apr 3, 2026Updated 6 months ago
• lb1244206405 / ZYNQ1_FPGA_422_HDLC

  View on GitHub
  include hdlc (miao), 422 grapher, 1553b
  ☆21Oct 10, 2019Updated 7 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 12 years ago
• datenlord / blue-udp

  View on GitHub
  The hardware implementation of UDP in Bluespec SystemVerilog
  ☆14Jun 3, 2024Updated 2 years ago
• SashkoTar / syto

  View on GitHub
  Digital signal processing library
  ☆20Oct 13, 2020Updated 6 years ago
• FPGA-House-AG / SpinalCorundum

  View on GitHub
  SpinalHDL components for Corundum Ethernet
  ☆15Aug 16, 2023Updated 3 years ago
• colinpate / fpga-vr-remap

  View on GitHub
  ☆14Feb 19, 2021Updated 5 years ago