Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
☆40May 20, 2019Updated 7 years ago
Alternatives and similar repositories for slice-aware
Users that are interested in slice-aware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆11Apr 29, 2019Updated 7 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 6 years ago
- ☆21Jan 31, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Aug 6, 2018Updated 7 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆55Jun 25, 2019Updated 7 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆30Aug 17, 2018Updated 7 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 6 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 2 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- ☆14May 26, 2022Updated 4 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆30Mar 28, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆16Mar 18, 2025Updated last year
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆109May 6, 2021Updated 5 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- ☆38Jun 26, 2024Updated 2 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆22May 27, 2020Updated 6 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Oct 21, 2017Updated 8 years ago
- Linux kernel to support Mellanox BlueField SoCs☆14Nov 13, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆48Apr 11, 2023Updated 3 years ago
- ☆47Dec 19, 2018Updated 7 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 3 weeks ago
- ☆53Oct 4, 2025Updated 9 months ago
- amd-nv-tool can extract and modify information from BIOS images of AMD systems☆15Jan 7, 2026Updated 6 months ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- ☆14Mar 29, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Experimental LLVM backend for Android applications (HGraph IR-to-IR translation).☆28Nov 29, 2022Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- ☆55Jun 22, 2022Updated 4 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- Quicksilver superpage management system☆11May 14, 2021Updated 5 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- A heterogeneous architecture timing model simulator.☆183Mar 22, 2026Updated 4 months ago