Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
☆41May 20, 2019Updated 6 years ago
Alternatives and similar repositories for slice-aware
Users that are interested in slice-aware are comparing it to the libraries listed below
Sorting:
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆12Apr 29, 2019Updated 6 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 5 years ago
- ☆20Jan 31, 2026Updated last month
- ☆15Aug 6, 2018Updated 7 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Jun 25, 2019Updated 6 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Aug 17, 2018Updated 7 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆17Jul 30, 2023Updated 2 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆31Mar 28, 2018Updated 7 years ago
- ☆16Mar 18, 2025Updated last year
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆106May 6, 2021Updated 4 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- ☆38Jun 26, 2024Updated last year
- ☆20Aug 3, 2018Updated 7 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21May 27, 2020Updated 5 years ago
- Linux kernel to support Mellanox BlueField SoCs☆14Nov 13, 2019Updated 6 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Oct 21, 2017Updated 8 years ago
- ☆48Apr 11, 2023Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- ☆52Oct 4, 2025Updated 5 months ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- Quicksilver superpage management system☆11May 14, 2021Updated 4 years ago
- amd-nv-tool can extract and modify information from BIOS images of AMD systems☆14Jan 7, 2026Updated 2 months ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 3 years ago
- ☆55Jun 22, 2022Updated 3 years ago
- Share everything.☆10Aug 2, 2023Updated 2 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- ☆22Feb 18, 2025Updated last year
- ☆34Dec 24, 2015Updated 10 years ago
- A heterogeneous architecture timing model simulator.☆175Sep 11, 2025Updated 6 months ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Jun 21, 2019Updated 6 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago