Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
☆40May 20, 2019Updated 7 years ago
Alternatives and similar repositories for slice-aware
Users that are interested in slice-aware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 6 years ago
- ☆21Jan 31, 2026Updated 7 months ago
- ☆15Aug 6, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆55Jun 25, 2019Updated 7 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆30Aug 17, 2018Updated 8 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- (elastic) cuckoo hashing☆17Jun 20, 2020Updated 6 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 3 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆32Aug 17, 2018Updated 8 years ago
- ☆14May 26, 2022Updated 4 years ago
- ☆16Mar 18, 2025Updated last year
- MIRAGE (USENIX Security 2021)☆15Nov 8, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tool for testing and finding minimal eviction sets☆110May 6, 2021Updated 5 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- Lightweight performance and debugging tools☆17Feb 21, 2020Updated 6 years ago
- ☆38Jun 26, 2024Updated 2 years ago
- ☆21Aug 3, 2018Updated 8 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆22May 27, 2020Updated 6 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Oct 21, 2017Updated 8 years ago
- Linux kernel to support Mellanox BlueField SoCs☆14Nov 13, 2019Updated 6 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Jan 15, 2023Updated 3 years ago
- ☆48Apr 11, 2023Updated 3 years ago
- Builds Data Provenance Graph for Multi-Threaded Programms using tthread and Intel Pt.☆14Jun 3, 2016Updated 10 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- Fast algorithms for computing XX^T for binary matrices☆14Sep 24, 2019Updated 6 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 2 months ago
- ☆53Oct 4, 2025Updated 10 months ago
- amd-nv-tool can extract and modify information from BIOS images of AMD systems☆15Jan 7, 2026Updated 7 months ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Mar 29, 2019Updated 7 years ago
- Experimental LLVM backend for Android applications (HGraph IR-to-IR translation).☆29Nov 29, 2022Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- ☆56Jun 22, 2022Updated 4 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- Quicksilver superpage management system☆11May 14, 2021Updated 5 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago