aliireza / slice-aware
Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
☆40Updated 5 years ago
Alternatives and similar repositories for slice-aware:
Users that are interested in slice-aware are comparing it to the libraries listed below
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- The implementation of HawkEye, our research system: "HawkEye: Efficient Fine-grained OS Support for Huge Pages" from ASPLOS 2019.☆19Updated 3 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated 2 months ago
- Creating beautiful gem5 simulations☆48Updated 4 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 4 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 6 months ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- rkt-io Library OS for running Linux applications inside of Intel SGX enclaves☆31Updated 3 years ago
- VANS: A validated NVRAM simulator☆27Updated last year
- The accelerometer analytical model published in ASPLOS 2020 (Accelerometer: Understanding Acceleration Opportunities forData Center Overh…☆15Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆13Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 4 years ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆14Updated 5 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- A false sharing detection and repair tool☆14Updated 5 years ago
- ☆62Updated 9 months ago
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆59Updated 11 years ago
- ☆36Updated 9 months ago
- https://rs3lab.github.io/SynCord/☆22Updated 2 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆15Updated 2 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- ☆46Updated 2 years ago
- ☆34Updated 3 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ReDMArk: Bypassing RDMA Security Mechanisms.☆39Updated 4 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆41Updated 7 years ago