Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors
☆41May 20, 2019Updated 6 years ago
Alternatives and similar repositories for slice-aware
Users that are interested in slice-aware are comparing it to the libraries listed below
Sorting:
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆12Apr 29, 2019Updated 6 years ago
- ☆20Jan 31, 2026Updated last month
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 5 years ago
- ☆15Aug 6, 2018Updated 7 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Jun 25, 2019Updated 6 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Aug 17, 2018Updated 7 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21May 27, 2020Updated 5 years ago
- ☆22Feb 18, 2025Updated last year
- https://rs3lab.github.io/SynCord/☆26Nov 23, 2022Updated 3 years ago
- Quicksilver superpage management system☆11May 14, 2021Updated 4 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- Prefetching and efficient data path for memory disaggregation☆69Jul 16, 2020Updated 5 years ago
- ☆13Mar 29, 2019Updated 6 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- ☆13May 26, 2022Updated 3 years ago
- Cluster simulator with far memory☆12Apr 28, 2020Updated 5 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆48Mar 31, 2022Updated 3 years ago
- ☆51Oct 4, 2025Updated 4 months ago
- A compiler synthesizer for simple languages.☆15Dec 18, 2018Updated 7 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Oct 21, 2017Updated 8 years ago
- ☆25May 26, 2021Updated 4 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- Towards Sound Reassembly of Modern x86-64 Binaries (ASPLOS'25)☆20Apr 1, 2025Updated 11 months ago
- ☆14Feb 14, 2022Updated 4 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆30Oct 24, 2020Updated 5 years ago
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated last year
- Passive Disaggregated Persistent Memory at USENIX ATC 2020.☆51Nov 2, 2020Updated 5 years ago
- A hybrid cache sharing-partitioning tool for systems with Intel CAT support.☆31Mar 28, 2018Updated 7 years ago
- ☆48Apr 11, 2023Updated 2 years ago