Alternatives and similar repositories for DSA-Linux

Users that are interested in DSA-Linux are comparing it to the libraries listed below

• Sys-KU / AutoTiering
  [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems
  ☆47Updated 3 years ago
• intel / dsa-perf-micros
  ☆24Updated last month
• s3yonsei / blocked_samples
  ☆29Updated 5 months ago
• skhynix / hmsdk
  Heterogeneous Memory Software Development Kit
  ☆82Updated 7 months ago
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆48Updated last year
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆46Updated last week
• ece-fast-lab / ASPLOS-2025-M5
  This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …
  ☆13Updated 4 months ago
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆82Updated 4 months ago
• clusterfarmem / cfm
  Cluster Far Mem, framework to execute single job and multi job experiments using fastswap
  ☆21Updated last year
• intel / DTO
  A user level library for applications to transparently use Intel DSA.
  ☆38Updated last month
• project-kona / asplos21-ae
  ☆30Updated 4 years ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆36Updated last year
• multifacet / cbmm-artifact
  Artifact package for CBMM paper (ATC'22)
  ☆9Updated 3 years ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆164Updated last week
• spypaul / MQSim_CXL
  ☆72Updated 2 years ago
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆44Updated 3 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 3 years ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆27Updated last year
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆205Updated 9 months ago
• platformxlab / G10
  ☆38Updated last year
• cosmoss-jigu / memtis
  Tiered memory management
  ☆78Updated 10 months ago
• spypaul / MQSim_CXL_Linux
  ☆27Updated 2 years ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆50Updated 11 months ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆54Updated 11 months ago
• ysarch-lab / nimble_page_management_userspace
  ☆13Updated 6 years ago
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆51Updated 4 months ago
• bsc-mem / Mess-benchmark
  A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…
  ☆36Updated 3 weeks ago
• CMU-SAFARI / Victima
  Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…
  ☆28Updated last year
• casys-kaist / AMP
  Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems
  ☆15Updated 3 years ago
• Sys-KU / DeepPlan
  [ACM EuroSys 2023] Fast and Efficient Model Serving Using Multi-GPUs with Direct-Host-Access
  ☆57Updated this week