Alternatives and similar repositories for PC-Resources

Users that are interested in PC-Resources are comparing it to the libraries listed below

• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated last year
• PrincetonUniversity / cpf
  Collaborative Parallelization Framework (CPF)
  ☆32Updated last year
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆87Updated 3 months ago
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆96Updated last week
• SakalisC / Splash-3
  The Splash-3 benchmark suite
  ☆44Updated 2 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆105Updated this week
• mwillsey / cs265
  Website for CS 265
  ☆29Updated 6 months ago
• iyzhang / superhero-network
  An unaffiliated group of visible, early career CS women researchers dedicated to fighting harassment in all forms in academia.
  ☆107Updated 11 months ago
• cucapra / turnt
  simple snapshot-style integration testing for commands
  ☆71Updated last month
• cucapra / styleguide
  rules for writing and typesetting
  ☆24Updated 3 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 7 months ago
• emeryberger / csconferences
  Major CS conference publication stats (including accepted and submitted) by year.
  ☆131Updated last week
• amirjamez / COBAYN
  COBAYN: Compiler Autotuning Framework Using Bayesian Networks
  ☆20Updated 3 years ago
• pcminer-tools / pcminer
  PC-miner tool for program chairs
  ☆27Updated 3 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 3 weeks ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• arcana-lab / noelle
  NOELLE Offers Empowering LLVM Extensions
  ☆78Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated last week
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆49Updated 4 years ago
• ADAPT-uiuc / TensorRight
  TensorRight: Automated Verification of Tensor Graph Rewrites
  ☆11Updated last month
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆79Updated this week
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆145Updated last week
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆30Updated last year
• SamAinsworth / reproduce-cgo2017-paper
  Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.
  ☆38Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• rems-project / rmem
  rmem public repo
  ☆43Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week