OpenVC, an open source VHDL compiler/simulator
โ20Oct 7, 2012Updated 13 years ago
Alternatives and similar repositories for OpenVC
Users that are interested in OpenVC are comparing it to the libraries listed below
Sorting:
- ๐ Static Timing Analysis diagram rendererโ13Dec 13, 2023Updated 2 years ago
- ChipTools is a utility to automate FPGA build and verificationโ25Oct 22, 2021Updated 4 years ago
- VHDL String Formatting Libraryโ27Apr 27, 2024Updated last year
- A web app that tests your typing skills with your own text developed in dart with flutterโ12Mar 12, 2021Updated 4 years ago
- Useful set of library functions for VHDLโ47Nov 24, 2013Updated 12 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.โ13Sep 22, 2025Updated 5 months ago
- A sphinx extension to create figures with multiple imagesโ13Updated this week
- GitHub Action for use with python package interrogateโ11Nov 12, 2024Updated last year
- Hardware aware neural architecture searchโ12Sep 29, 2025Updated 5 months ago
- Si4702 / Si4703 FM radio library for the Raspberry Pi Picoโ10Sep 2, 2021Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAsโ16Aug 5, 2024Updated last year
- RISC-V System on Chip Builderโ12Sep 27, 2020Updated 5 years ago
- vhdl related contentsโ11Apr 27, 2020Updated 5 years ago
- A set of helpers to implement a text user interface (TUI) in a terminal.โ14Oct 5, 2022Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.โ10Jul 22, 2020Updated 5 years ago
- Unified Coverage Interoperability Standard (UCIS)โ14Jan 28, 2026Updated last month
- how to use Python argcomplete tab completion functionality in PowerShell.โ10May 27, 2020Updated 5 years ago
- Audio mixer for Zynq-7000โ12Sep 7, 2018Updated 7 years ago
- A controller for the WorldSemi WS2812B RGB LEDs written in plain VHDL.โ14Nov 5, 2016Updated 9 years ago
- Verilog modules for software-defined radio.โ19Dec 31, 2012Updated 13 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificatiโฆโ13Feb 24, 2026Updated last week
- Hardware Snappy decompressorโ11Sep 11, 2024Updated last year
- Tools to convert Kicad intermediate netlist to HDL block diagram netlistโ12Jul 21, 2016Updated 9 years ago
- WISHBONE Interconnectโ11Oct 1, 2017Updated 8 years ago
- A GitLab page server. Similar to the built-in page server, but with some additional features.โ10Jul 7, 2018Updated 7 years ago
- Generated files from ANTLR4 for Verilog parsing in Pythonโ12Jul 12, 2022Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.โ16Apr 10, 2025Updated 10 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.โ14Feb 24, 2026Updated last week
- VHDL package to provide C-like string formattingโ15May 6, 2022Updated 3 years ago
- ็ญ่ง้ขๅ ๅฎน็่งฃไธๆจ่็ซ่ตโ12Feb 18, 2019Updated 7 years ago
- LIB:Library for loading and saving Cypress FX2LP firmwareโ26Jan 16, 2021Updated 5 years ago
- A WiFi recording sign that automatically lights up when recording in a DAW.โ17Sep 27, 2022Updated 3 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulationโ14Updated this week
- Files for the construction of the Raspberry Pi PicoRx developed by Jon Dawsonโ25Nov 11, 2025Updated 3 months ago
- sphinxcontrib-images extension (moved to https://github.com/sphinx-contrib/images)โ14Jan 19, 2020Updated 6 years ago
- Test and compare performance of different Sphinx setups.โ14Oct 4, 2023Updated 2 years ago
- Use C with sphinx.ext.autodocโ14Feb 25, 2026Updated last week
- Generator for VHDL regular expression matchersโ15Jan 11, 2021Updated 5 years ago
- โ18Oct 5, 2024Updated last year