Exploring the Ed25519 (FPGA) design space.
☆18Nov 23, 2017Updated 8 years ago
Alternatives and similar repositories for ed25519_fpga
Users that are interested in ed25519_fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 3 months ago
- A BibTeX collection on Isogeny-based Cryptography☆18Jan 20, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆19Nov 2, 2023Updated 2 years ago
- ☆33May 11, 2026Updated last month
- ☆13Nov 2, 2023Updated 2 years ago
- ☆11Apr 13, 2020Updated 6 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆23May 4, 2024Updated 2 years ago
- ☆21Dec 3, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Documentation for PADAUK FPPA MCUs☆29Apr 16, 2026Updated 2 months ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year
- Grand unified collection of headers to access various hardware chips and components☆19Aug 19, 2015Updated 10 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- ☆19Aug 7, 2023Updated 2 years ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 8 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 6 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 7 months ago
- CryptoBib Main Repository for Developers☆23Aug 21, 2024Updated last year
- taobao patches for openjdk6☆12Mar 27, 2013Updated 13 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Jan 19, 2024Updated 2 years ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- Scripts for automatic building buildroot-a13-olinuxino with ct-ng☆18Jun 3, 2022Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last week
- OpenCL.Net clone (from git svn clone https://openclnet.svn.codeplex.com/svn/trunk)☆18Sep 17, 2015Updated 10 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- The Simplest Oblivious Transfer Protocol by Chou and Orlandi. http://users-cs.au.dk/orlandi/simpleOT/☆12Aug 8, 2019Updated 6 years ago