dqi / ed25519_fpga
Exploring the Ed25519 (FPGA) design space.
☆16Updated 7 years ago
Alternatives and similar repositories for ed25519_fpga:
Users that are interested in ed25519_fpga are comparing it to the libraries listed below
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A fault-injection framework using Chisel and FIRRTL☆35Updated 2 years ago
- ☆17Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆52Updated last week
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- RISC-V Configuration Structure☆38Updated 5 months ago
- ☆79Updated last year
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Open Source AES☆31Updated last year
- Verilog implementation of the SHA-512 hash function.☆38Updated 3 weeks ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆27Updated 9 months ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 weeks ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- An open-source custom cache generator.☆33Updated last year
- Source-Opened RISCV for Crypto☆15Updated 3 years ago
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 4 months ago
- SpinalHDL - Cryptography libraries☆54Updated 9 months ago
- ☆18Updated 6 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆22Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated 3 months ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆40Updated 3 weeks ago