dqi / ed25519_fpga
Exploring the Ed25519 (FPGA) design space.
☆15Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for ed25519_fpga
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated last year
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆27Updated 3 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆42Updated last month
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- IP submodules, formatted for easier CI integration☆28Updated 11 months ago
- ☆17Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 5 years ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 years ago
- ☆76Updated 8 months ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 3 years ago
- Run Rocket Chip on VCU128☆27Updated 10 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆46Updated 9 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆26Updated 3 months ago
- A padring generator for ASICs☆22Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 8 months ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆13Updated 3 years ago
- ☆25Updated 9 months ago
- Bitstream Fault Analysis Tool☆13Updated last year