secworks / chachaLinks
Verilog 2001 implementation of the ChaCha stream cipher.
☆44Updated 9 months ago
Alternatives and similar repositories for chacha
Users that are interested in chacha are comparing it to the libraries listed below
Sorting:
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- chipy hdl☆17Updated 7 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆339Updated this week
- A 32-bit RISC-V processor for mriscv project☆60Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- ☆114Updated 4 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- Copyleftist's Standard Cell Library☆100Updated last year
- Documenting Lattice's 28nm FPGA parts☆147Updated 2 years ago
- ☆63Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- An Open Source configuration of the Arty platform☆131Updated last year
- Small footprint and configurable Ethernet core☆272Updated this week
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- ☆61Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Betrusted main SoC design☆153Updated 5 months ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated 2 months ago