Verilog 2001 implementation of the ChaCha stream cipher.
☆47Jan 17, 2026Updated 9 months ago
Alternatives and similar repositories for chacha
Users that are interested in chacha are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- Hardware implementation of the SipHash short-inout PRF☆18Apr 3, 2025Updated last year
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆471Dec 29, 2025Updated 10 months ago
- Hardware implementation of the poly1305 message authentication function.☆12Apr 3, 2025Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- TMDS encoding tools☆18Jan 11, 2018Updated 8 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆17Apr 17, 2025Updated last year
- XR21B1411 (B1411) driver for Orange Pi Zero with forced RS-485 mode☆13Jun 18, 2018Updated 8 years ago
- ☆18Sep 16, 2020Updated 6 years ago
- An implementation of Poly1305 for mips32r2 processors, based on the donna32 algorithm☆12Mar 1, 2015Updated 11 years ago
- ☆28Mar 25, 2019Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- An OpenCV application for measurement of the diameter of rings using a web camera☆10Jun 22, 2018Updated 8 years ago
- A fork of floodyberry's ed25519-donna modified to support the Ristretto prime-order group☆15Jan 15, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GNU Coreutils written in Go☆20Nov 23, 2013Updated 12 years ago
- Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.☆11Feb 25, 2016Updated 10 years ago
- Optimized block functions for the ChaCha stream cipher☆52Jan 22, 2020Updated 6 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- ☆23Jul 2, 2020Updated 6 years ago
- Hardware Description Language Translator☆19Oct 20, 2026Updated 2 weeks ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Open-Channel Open-Way Flash Controller☆26Sep 10, 2021Updated 5 years ago
- ☆14Aug 26, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Exploring the Ed25519 (FPGA) design space.☆19Nov 23, 2017Updated 8 years ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 7 months ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆19Feb 28, 2025Updated last year
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain)☆10May 2, 2014Updated 12 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Matrix multiplication on multiple Nios II cores☆17Feb 12, 2020Updated 6 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Oct 8, 2026Updated 3 weeks ago
- Layouts designed in the Angular Material. The Angular Material project is an implementation of Material Design in Angular.js.☆12Jan 18, 2016Updated 10 years ago
- Optimized implementations of Poly1305, a fast message-authentication-code☆47Feb 6, 2015Updated 11 years ago
- ☆17Apr 1, 2016Updated 10 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- Paul Layzell's Evolvable Motherboard☆13Sep 14, 2015Updated 11 years ago