Verilog 2001 implementation of the ChaCha stream cipher.
☆45Jan 17, 2026Updated last month
Alternatives and similar repositories for chacha
Users that are interested in chacha are comparing it to the libraries listed below
Sorting:
- Erlang Network Monitor☆11Apr 22, 2016Updated 9 years ago
- Enhanced query string parser for Erlang☆18Oct 30, 2016Updated 9 years ago
- Basic Erlang statistics library☆26Dec 21, 2022Updated 3 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- ☆17Apr 10, 2015Updated 10 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆417Dec 29, 2025Updated 2 months ago
- Dear Imgui wrapper module for Oryol☆18Nov 20, 2018Updated 7 years ago
- Raft as a library. Includes optional capabilities from the Raft whitepaper, such as snapshotting.☆24Jul 16, 2025Updated 7 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Playing with Factor☆28May 6, 2021Updated 4 years ago
- Implements a Min-Heap / Priority Queue in C using an indirection table for memory efficiency.☆29Aug 26, 2014Updated 11 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- Syslog backend for lager☆58May 29, 2022Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Parinfer-based linter☆36May 8, 2018Updated 7 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- Integer arithmetic with overflow detection☆73Jan 15, 2015Updated 11 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Brucke - Inter-cluster bridge of kafka topics☆44Jan 9, 2023Updated 3 years ago
- FPGA core for ISO7816 smart card communication☆13Apr 28, 2022Updated 3 years ago
- Good code.☆17Nov 18, 2018Updated 7 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Sandbox that demonstrates derivation of camera Log to Linear conversions, and an ACES IDT and ODT for Z-Log 2.☆10Nov 14, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- Schema-aware JSON compression with millisecond lookups — cut transfer/storage while enabling exists*/pos* queries. (Demo + wheels; core i…☆24Feb 21, 2026Updated last week
- A salesforce library designed to provide idiomatic clojure representations of salesforce data and metadata☆11Jan 14, 2020Updated 6 years ago
- Official AYON<->Kitsu intetgration (WIP)☆12Jan 27, 2026Updated last month
- Library to maintain a forking queue of Cucumber processes☆16Oct 17, 2019Updated 6 years ago
- Riak Core sample project implementing fixed message stream store☆38Dec 27, 2014Updated 11 years ago
- DTrace script mode for Emacs☆10Jan 27, 2018Updated 8 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- Manufacture peripheral Library - MPLib, modified by CooCox in order to add to CoIDE(http://www.coocox.org)☆12Jul 24, 2014Updated 11 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago