secworks / chachaLinks
Verilog 2001 implementation of the ChaCha stream cipher.
☆44Updated 8 months ago
Alternatives and similar repositories for chacha
Users that are interested in chacha are comparing it to the libraries listed below
Sorting:
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- chipy hdl☆17Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- An open standard Cache Coherent Fabric Interface repository☆66Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- LatticeMico32 soft processor☆107Updated 11 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- RISC-V XBitmanip Extension☆25Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Small footprint and configurable Ethernet core☆271Updated last month
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- ☆63Updated 6 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆339Updated 2 weeks ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- 妖刀夢渡☆63Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- ☆61Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago