secworks / chachaLinks
Verilog 2001 implementation of the ChaCha stream cipher.
☆44Updated 7 months ago
Alternatives and similar repositories for chacha
Users that are interested in chacha are comparing it to the libraries listed below
Sorting:
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆338Updated 3 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆196Updated last month
- Small footprint and configurable Ethernet core☆270Updated 2 weeks ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- An Open Source configuration of the Arty platform☆132Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Updated 7 years ago
- ☆63Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- PicoRV☆43Updated 5 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- CoreScore☆167Updated last week
- Copyleftist's Standard Cell Library☆99Updated last year
- Generic Logic Interfacing Project☆48Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- chipy hdl☆17Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago