secworks / chachaLinks
Verilog 2001 implementation of the ChaCha stream cipher.
☆41Updated 4 months ago
Alternatives and similar repositories for chacha
Users that are interested in chacha are comparing it to the libraries listed below
Sorting:
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- chipy hdl☆17Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 2 weeks ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Small footprint and configurable Ethernet core☆255Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Copyleftist's Standard Cell Library☆99Updated last year
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- ☆64Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Betrusted main SoC design☆143Updated 2 weeks ago
- PicoRV☆44Updated 5 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- ☆61Updated last year