secworks / chacha
Verilog 2001 implementation of the ChaCha stream cipher.
☆38Updated last year
Related projects ⓘ
Alternatives and complementary repositories for chacha
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- chipy hdl☆17Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- RISC-V XBitmanip Extension☆27Updated 5 years ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- A 32-bit RISC-V processor for mriscv project☆56Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- PicoRV☆43Updated 4 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- Open Processor Architecture☆26Updated 8 years ago
- An open standard Cache Coherent Fabric Interface repository☆65Updated 4 years ago
- Yet Another RISC-V Implementation☆84Updated last month
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- An Open Source configuration of the Arty platform☆122Updated 9 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- XCrypto: a cryptographic ISE for RISC-V☆91Updated last year
- ☆63Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- 妖刀夢渡☆56Updated 5 years ago