☆23Oct 16, 2018Updated 8 years ago
Alternatives and similar repositories for FPGA-SFP-communication-with-Aurora
Users that are interested in FPGA-SFP-communication-with-Aurora are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog、Verilog、UVM☆17Jun 23, 2020Updated 6 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆27Feb 26, 2021Updated 5 years ago
- Mechanical models and drawings of Xilinx VCU1525 board, heatsink and other hardware.☆10Dec 7, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆28Jul 29, 2026Updated 3 months ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- ☆10Oct 14, 2019Updated 7 years ago
- posit (unum type III) integrated Tensorflow.☆11Aug 24, 2019Updated 7 years ago
- FPGA Developer board repository☆25Oct 15, 2026Updated 2 weeks ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- Course website for Advanced Operating Systems☆12Apr 8, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18Mar 15, 2020Updated 6 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- VERSIK: A zero-config CLI YouTube downloader with a 3D animated UI, 4K/playlist support, and smart size estimation.☆24Jul 18, 2026Updated 3 months ago
- Apify public actor for scraping Airbnb homes.☆11Dec 10, 2022Updated 3 years ago
- A Python package for running IBERT Eye scan in Vivado, ploting eye diagrams with mathplotlib and compiling results with LaTeX☆17Jul 26, 2021Updated 5 years ago
- Simple integration of node.js app with VGS☆15Jul 11, 2023Updated 3 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Minimal, hardware accelerated immediate mode OpenGL GUI library in rust.☆11Jul 27, 2017Updated 9 years ago
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- JESD204 Eye Scan Visualization Utility☆19Updated this week
- Building a simple oscilloscope using FPGA board and PCB.☆22Dec 30, 2020Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆69Dec 13, 2016Updated 9 years ago
- Gentoo ebuild (community provided)☆10May 18, 2026Updated 5 months ago
- IPsec/IKEv2 Library☆15Sep 29, 2026Updated last month
- Distinguisher of Standard & Simulated Elliptic Curves via Traits.☆18Jun 20, 2024Updated 2 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Jun 6, 2021Updated 5 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated last month
- Apple Pay and Google Pay functionality for your React Native application. Supports Stripe, Braintree and CloudPayments payment services.☆12Dec 4, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPIB to USB converter☆11Jan 3, 2014Updated 12 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- [NeurIPS 2019] E2-Train: Training State-of-the-art CNNs with Over 80% Less Energy☆21Nov 18, 2019Updated 6 years ago
- ☆17Jul 12, 2020Updated 6 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 5 years ago
- Source codes used during the Coursera course titled "Developing FPGA-accelerated cloud applications with SDAccel: Theory"☆18Mar 11, 2019Updated 7 years ago