iammituraj / FIFOsLinks
Register-based and RAM-based FIFOs designed in Verilog/System Verilog.
☆18Updated 9 months ago
Alternatives and similar repositories for FIFOs
Users that are interested in FIFOs are comparing it to the libraries listed below
Sorting:
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Network on Chip for MPSoC☆26Updated last week
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Advanced Debug Interface☆15Updated 4 months ago
- ☆20Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆15Updated 3 years ago
- ☆16Updated 6 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- APB Logic☆18Updated 5 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- hdmi-ts Project☆13Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago